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1 Abstract 1
1 Abstract
The purpose of this project is to monitor whale vocalizations in an efficient manner.
This involves several units monitoring sounds beneath the ocean surface using hy-
drophones, and analyzing them using a DSP chip. These units are designed to have
a marketable version that could be located in buoys. Whale vocalizations, or signals
of interest, will be identified and information about each buoy’s identification will be
recorded on a single master buoy. The communication between the multiple units
is handled though long range radio frequency radio units. Metrics such as time of
arrival, duration, GPS time and GPS location are stored on the mater unit for later
analysis such as further species identification or location triangulation.
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2 Introduction
Some whale monitoring systems in use today require a good deal of maintenance and
frequent visiting to retrieve data. Those that record constantly must frequently be
tended to, to clear up memory and to supply power. Additionally, each buoy’s data
must be analyzed individually and then later compared with the results of the buoy
network as a whole. After manual analysis, it is decided what species of whale was
present.
However, we propose a smart monitoring system that can not only record audio
data selectively and intelligently but also, this unit offers longer time-on-station in
the ocean without the need to swap data storage or replace batteries. Additionally,
as the data is collected in an intelligent manor the analysis process is greatly eased
with more time spent on analysis on signal of interest and less on simply identifying
signals in a sea of ambient noise.
This system involves several components that could be combined to fit in a buoy.
The major components include a GPS unit, microprocessor, communications module,
SD card slot and hydrophone. The following sections describe these components and
their relations and purpose to each other in greater detail.
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3 Existing Technologies
There are several such undersea monitoring technologies. One such is Sound Surveil-
lance System (SOSUS) which is developed by the US government. This system is
an array of hydrophones placed on the ocean bottom in key locations. This was at
first developed as a defensive in war from naval attacks, but is now used by whale
researchers for the recording of whale sounds and localization of whales. SOSUS has
been developing since the 1950’s, and is now remotely accessible by computers for
detailed and quick acoustic data analysis.
Another technology is the T-Pod. This was developed specifically for the mon-
itoring of cetaceans. This piece of technology is a cylinder that is lowered into the
ocean to monitor the nearby cetaceans and identify the species.
Although SOSUS has a broader range of monitoring than our application will, we
will incorporate species identification. Also, we imagine that access and use of SOSUS
is relatively expensive, whereas what we plan to develop is relatively inexpensive. The
T-Pod does not calculate the coordinates of the source of the whale vocalization.
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Before understanding the details of implementation a grasp of the high level function
must be obtained. As with current technologies this system is deployed in a network
of buoys spread out over a section of ocean. The smallest deployable network that still
is useful would contain three buoys. One and only one master buoy must be present
in every network to coordinate the system. Additionally, two or more slave buoys
must also be deployed along with the master to obtain any meaningful positioning
data.
Fig. 1: Graphical Representation of System Concept
Figure 1 shows a graphical representation of a deployed network identifying a
whale vocalization. The white lines represent the vocalizations coming from the
whale and being picked up by the hydrophones connected to buoys. The three buoys
on the left are slave buoys while the buoy furthest right represents a master. When
the slaves get a successful identification it caches this in memory along with the GPS
time and location when it was detected. The master unit continuously polls the
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slave buoys wirelessly and downloads all information about identifications since its
last download. This data is then recorded to the external mass storage on the master
unit. The master unit contains an implementation of a slave unit in addition to the
master unit. This slave implementation is almost identical to the others with just a
few changes. The wireless communications is discarded for a direct wire connection.
In addition to reporting GPS time and location of signal detection, this information
is also used to by the slave to toggle the recording of high quality audio data on the
master unit.
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5 Theoretical Analysis
As seen previously, the project requires a lot of signal processing and analysis of
whale vocalizations. Due to budget limitations, it would not be possible to collect
live whale data from the ocean itself. Therefore, the dataset of whale sounds was
taken from sets publicly posted by the Defence R&D of Canada1. It would be im-
possible to implement our entire project without having to use software simulations
of a real-time environment. The theoretical analysis of whale vocalizations was done
using MATLAB. It was convenient and quicker to implement and test algorithms in
MATLAB rather than running it through the hardware without the MATLAB test-
ing. Running an analysis can also expose errors with our algorithm implementation.
These errors might go unnoticed, or might be harder to debug if only tested with the
hardware, yet are much easier to understand and fix with software implementation.
As an end result, the analysis quickly produced filter coefficients and we were able
to automate it to run a user-friendly interface for wave file analysis.
The dataset from DRDC consisted of approximately 80 different whale vocaliza-
tions, each with a sampling rate of 1200 Hz. However, these wave files were too low
in amplitude to be heard when played back even with the PC’s volume at maximum.
MATLAB could only play these files when they were amplified by a factor of 10.
Therefore, a loop was run to amplify and save each of these wave files so they could
be adequately used. In the process, the files were resampled at 8000 Hz. For the
remainder of the project, the files used were all sampled at 8000 Hz simply due to
MATLABÕs default resample rate.
5.1 Preconditioning Filter
Before anything could be done with our signal, we needed to apply a preconditioning
filter to eliminate prominent large low-frequency components that existed in all our
sample signals. This can be seen in the frequency and spectrogram plots below.
It might seem at first glance that the low frequency component with an amplitude
of 10 dB is our frequency of interest. However, this is not the case. The frequencies
below 300 Hz are in fact just noise components with a very high amplitude. The
actual whale vocalizations are almost completely obscured by the noise in nearly
every data file. The signal of interest is often masked, but becomes more evident
through a spectrogram plot.
1 http://www.atlantic.drdc-rddc.gc.ca/newsevents/workshop/workshop_03_e.shtml
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Fig. 2: Slave Unit Block Diagram
Fig. 3: Slave Unit Block Diagram
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It is quite clear in this image that our real signal of interest exists at frequencies
around 350 Hz and above. It is also clear that there are very low frequencies with
great amplitude that spread across the entire time span of the signal. This is the
noise component of the signal that needs to be filtered out with a preconditioning
filter.
After more detailed analysis of the set of 80 whale vocalizations, we chose a high-
pass IIR Butterworth filter with a cutoff frequency of 300 Hz as our preconditioning
filter. Before selecting the filter, it was decided that most of our noise content was
comprised of frequencies below 300 Hz. Shown below is the magnitude and phase
plot for the filter.
Fig. 4: Preconditioning Filter
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5.2 Moving Average
As discussed in previous sections, our system is designed to record only the signals of
interest. To accomplish this, we made use of a moving averager. The moving averager
estimates the average audio amplitude and computes a threshold value based on a
window of samples. The average of these accumulated samples is taken, and the
value is offset by 0.075 to create the current threshold for the incoming sample. The
recording can be made more or less by adjusting this offset. The moving average of
a particular whale vocalization can be seen below along with the equation.
Si =
1
n
i+n−1∑
j=i
|aj| (1)
Fig. 5: Moving Average Output with 100 Sample Window
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The moving average threshold is in red, whereas the incoming audio signal is in
blue. Any signal exceeding this threshold in the time domain is considered a signal
of interest. Such a signal cues the system to record for a pre-determined time period.
5.3 Automated Noise Reduction Process
This part of the analysis is the most difficult to implement. The purpose of this
process is to be able to choose an appropriate bandpass filter to apply to the incoming
signal, so that all frequencies of interests are preserved, yet all other components in
the frequency domain are rejected. To accomplish this, the idea was to implement
multiple filters at different cutoff frequencies in parallel on the same input. The
resulting signal with the greatest signal energy would be considered our best-matched
signal in which the frequency of interest would ideally have been preserved. To
depict the purpose of this, shown below are two different signals of interest, each in
a different frequency band.
Fig. 6: Example Signal 1 - Before Filtering
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Fig. 7: Example Signal 2 - Before Filtering
The preconditioning filter will indeed reject the low frequency noise. However, the
signal will not be optimally filtered for maximum noise reduction. The first data file
shows four whale clicks, each ranging between 300 Hz to 2kHz. The second signal
however shows a signal at a much higher frequency of 2.5kHz to 3.8kHz. Ideally,
each signal would be filtered exactly to pass only those bands that contain signals of
interest. Our goal is to roughly implement this in firmware with a matched-filtering
concept.
Two issues developed with this implementation. The first is the question of how
many filters we would run in parallel. The second issue was that in the resulting
signals, the one with the highest signal energy was not necessarily our signal of
interest.
We had previously noted that most whale vocalizations, if ideally filtered for
maximum noise-reduction, yielded a requirement of a bandpass filter with a width
of about 1.8KHz (given our 8KHz sampling frequency). A bandpass filter below
this requirement risked rejecting frequencies containing our signal of interest. Shown
below is a signal with an approximate 1.8kHz bandwidth for the signal of interest.
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This file would ideally be filtered between 2kHz and 3.8kHz.
Fig. 8: Low Filter Frequency Response
Fig. 9: High Filter Frequency Response
Due to our 4 KHz bandwidth, we could only have a set of two filters. The first
filter passed frequencies between 400 Hz and 2.2kHz, the second passed between
2kHz and 3.8kHz. The overlap between the two filters is desirable, in the event that
a high frequency signal might dip down below the usual cutoff, or a low frequency
signal rising above the cut off.
In terms of our second concern with being able to accurately determine which re-
sulting signal contained our frequency of interest, after further testing, we discovered
that the signal with the lowest energy was in fact our signal of interest. This was due
to the fact that the noise component was much higher in amplitude (sometimes by
a factor of 30), that our signal of interest was often shadowed. This yielded a much
greater signal energy for noise components than for our filtered whale vocalizations.
Although this rule did not work all the time, it was applicable to almost all the
whale vocalizations we dealt with. The following images depict the process of this
implementation. When the file is first read in, the entire spectrogram shows a very
high frequency audio signal.
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Fig. 10: Example Signal Before Filtering
The preconditioning filter is then immediately applied.
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Fig. 11: Example Signal After Filtering
After this, two filters are applied to the preconditioned signal. The first is the
low frequency bandpass filter, passing frequencies between 400 Hz and 2.2 kHz, and
a high frequency bandpass filter, passing frequencies between 2 kHz and 3.8 kHz.
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Fig. 12: Low Filter Applied Spectrogram
Fig. 13: High Filter Applied Spectrogram
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It can be seen that our actual signal of interest was passed with the high frequency
bandpass. However, the calculation in the code (seen in the Appendix), yields a lower
signal energy for the signal of interest. This is due to the fact that ocean ambient
noise exists largely at the low frequency levels even after applying our preconditioning
filter, as can be seen in Figure 10. This essentially means that after both the low
pass and high pass filters are applied, the low-passed signal will necessarily have
more energy than the high-passed signal. To accommodate for this, we would have
to normalize both frequency bands to account for this excess noise energy.
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6 Slave Unit
Fig. 14: Slave Unit Block Diagram
The slave unit is a simple device consisting of a few components as possible.
Rather then recording any audio data this unit continuously analyzes incoming audio
to identify signals of interest. The time and location of these detected sounds is
determined from the on-board GPS chip. This information is download by the master
buoy over the wireless connection and recorded on mass storage there. The main
design requirements for the slave unit are simplicity, cost and power consumption.
6.1 Communications Unit
There were several choices for the communications between the slave and master
units. Simple radio frequency modules can be used, which operate at frequencies of
about 900 MHz. A price quote for these modules was never obtained, but is was
accepted to be well over the typical MQP project budget, and for this reason was
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never considered a viable solution. Another option considered was to use simple
Wireless LAN (802.11) modules to transmit information. WLAN operates at higher
frequencies of 2.4 GHz. The desired range required for this project is difficult to reach
using these modules. Another option considered was Bluetooth. Bluetooth uses the
same frequencies as WLAN, but is easier to implement and the least expensive option
of those considered. In any of the three options mentioned, an antenna will have to
be appended to the module to provide for proper transmission. There are distortions
due to the ocean surface. A comparison of features and cost can be seen in table 1
The HAC-UM12 Module from Ocean Controls was chosen as the best available
solution and the unit currently implemented in the system. Although this module
is slightly more expensive than the Bluetooth solution, it operates at the minimum
range for this project of 1km. Additionally this unit was chosen for its simple com-
munications interface. It offers two different serial communications ports, RS-232
UART compatible and RS-424. This unit is used as a serial to wireless converter.
Hardware error checking and correction are handled in hardware removing the need
to implement these features in software. The simple data-in, data-out nature of this
module proved to be a great aid in reducing the complexity of implementing the
wireless interface. The unit is available in two baud rates, a 1200 baud version and
a 9660 version. As only small amounts of data are sent over the wireless link the
1200 baud version was selected as it offers nearly double the range of the 9660 baud
version.
Fig. 15: Ocean Controls HAC-UM96
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Module Pros Cons
Ocean Controls: HAC-UM96 Low power consumption Greater than $60
High data rate 500m range
Ocean Controls: HAC-UM12 Low power consumption Greater than $60
1000m range
Ezurio (bluetooth) Low power consumption Very low range (250m)
High data rate
Less than $50
Very easy interfacing
Tab. 1: Wireless Module Compareison
6.2 DSP Microprocessor and Analog to Digital Converter
In the slave unit there were several concerns with the DSP chip. The design require-
ments call for a low power, inexpensive chip that is capable of performing real-time
analysis of incoming signals. Several options were considered including an ARM
based microcomputer system, a full-fledged DSP chip and Microchip’s dsPIC line
of microprocessors. The ARM and full DSP chip require more external components
to have a fully functioning system which raises cost and the difficulty of implemen-
tation. The dsPIC line of microprocessors are an all-in-one system on chip design
that not only has all components including program and data memory on chip but
also has a build in analog to digital converter. Unfortunately the dsPIC line only
offers chips with built in 10 or 12 bit analog to digital converters. A 16 bit converter
would be ideal. The 16 bit converter would provide much more dynamic range in
the samples and thus allowing greater ability to distinguish whale signals from the
ocean background noise. For this MQP the 12 bit converter will be sufficient for
proof of concept and will greatly ease the development and implementation process.
In the future an external 16 bit converter could be used with the dsPIC to achieve
the greater resolution with minimal change to the overall design. Many dsPICs have
a hardware external serial CODEC interface that is compatible with many discrete
analog to digital converter solutions.
The specific dsPIC selected is less important as most members of this chip family
have the required hardware. It was desirable to select a chip that is avaliable in PDIP
packageing for easy prototyping. This narrowed the dsPIC family down to eight
offerings: two 40MIPS (millions of instructions per second) chips and six 30MIPS
chips. While it was desired to go with a faster chip, the 30MIPs chips are offered with
more general IO pins, two UART modules as well as far more RAM and program
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memory. After evaluating the options the dsPIC30F4013 was selected.
CPU Speed 30MIPs
Program Flash 48 KB
RAM 2048 B
Data Flash 1024 B
GPIO 30
ADC 13 12-bit
Interface 2 UART, 1 SPI, 1 I2C, 1 CAN, 1 Codec
Package 40 pin PDIP
Pricing Volume $3.98, samples avaliable
Tab. 2: dsPIC30F4013 Specifications
Fig. 16: dsPIC30f4013 PDIP Package
6.3 GPS Unit
In order to be able to triangulate the position of the whales, the exact time of arrival
of the whale signal must be measured at three or more separate locations must be
recorded. GPS provided an ideal solution for this. Several GPS units were researched
as candidates for this system. Most GPS modules offer a simple serial interface which
can be easily interfaced with the dsPIC though UART. Unfortunately, there were no
GPS modules found for under fifty dollars. This would place the GPS module as on
of the most expensive part of the slave unit by far. This is not an unreasonable cost
however and is considered a viable option.
The GPS unit selected was the Lassen iQ GPS Receiver (P/N: 54854-00 rev A).
The Lassen iQ was selected for availability and price. This unit has a simple serial
interface and operates at TTL levels and doesn’t require the overhead of any other
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protocol. The unit can be interfaced directly with the hardware UART unit of the
dsPIC directly.
Fig. 17: Lassen iq GPS Module
6.4 Whale Signal Identification
There are three characteristics of the input signal that we will use for our analysis.
First, an adaptive threshold is calculated using a moving average to identify signals
from background noise based on amplitude. A whale vocalization exceeds the am-
plitude of the average significantly. At that point, the signal will be identified by
the slave units and recorded on the master unit. The frequency content will also be
analyzed to determine the type of whale and reduce the amount of false positives.
Implementation will be done in a three tier process. The first tier will be simply to
identify signals of interest by amplitude to avoid constantly recording background
noise. The second tier will be to analyze the signals’ frequency content by passing
them though a series of bandpass filters. The final tier is to analyze signals against
know whale patterns in the time and frequency domain. The final tier is a challenging
endeavor and is not necessary to be performed on the units. This processing could
be done on a computer after data has been collected. In the final implementation of
this system, the third tier was considered too complicated while offering little gain
in the systems viability. For this reason it was never implemented.
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Fig. 18: Master Unit Block Diagram
In a deployed network there must at minimum two slave units transmitting data
to a single master unit. The master unit has an implementation of the slave unit
on board to handle signal identification and GPS data on this buoy. This slave
implementation functions the same as any other slave unit with the exception that
data is sent to the master CPU over a physical serial line rather then a wireless
link. The slave implementation on the master board also notifies the master CPU
when to begin and end recordings of whale signals. The master unit also polls the
network of slave buoys and downloads information about whale signals that have
been identified since the last download. This data includes GPS time and location.
This information is all saved along with the audio recording to external mass storage
for later analysis. With this information triangulated positions of the whale signals
can be calculated later on a computer.
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7.1 Microprocessor
The master unit is capable of doing everything that the slave unit can do. In addition
to these functions the master unit is responsible for managing the external mass
storage, wirelessly communicating with every slave buoy in the network and recoding
audio of signals. To manage these extra tasks a second microprocessor is needed for
the master station. There were several options considered for this purpose. The first
possibility was to continue with the PIC line and use any of the 16 bit microprocessor
options. PICs are a low power option, however they lacks in speed and available on-
board peripherals. Another option considered was to design an embedded system
around an ARM processor. ARM processors are powerful embedded options but do
not meet the design requirements of this application such as low power consumption.
Also ARM chips lack on board 16 bit A/D converters for high quality recoding.
Another option researched was the MSP430. The MSP 430 is a low power, highly
featured 16bit microprocessor. Also, there are models of the MSP430 available with
on-board 16bit Sigma Delta A/D converters. This A/D converter is exactly what is
needed to obtain the high quality audio recording for the master unit.
Processor Pros Cons
Pic Low power consumption Not a powerful CPU
Low cost No on-board 16bit A/D con-
verter
Lack of on-board peripherals
ARM Powerful CPU Not as power efficent
Capable of many general
computing tasks
Much more complicated sys-
tem design
No on-board 16bit A/D con-
verter
Higher cost
MSP430 Low power consumption Small memory sizes
Inexpensive
Available with on-board
16bit A/D converter
Tab. 3: Master Unit Processor Comparison
7 Master Unit 24
7.1.1 MSP430
When considering versions of the MSP430 that could be used in the project there
were several criteria to consider. The most important was the packaging. For ease of
prototyping a PDIP package was required. Texas Instruments offers sixteen different
models with an integrated 16bit sigma delta A/D. Of these sixteen only two versions
are avaliable in PDIP packaging. The two chips are identical other then their clock
speed. They are avaliable in 8MHz and 16MHz. In the interest of future expansion
and the requirements of the chip, the faster unit is the obvious choice. The best
MSP430 solution is the MSP430F2013. One disadvantage for all MSP430s that
contain the 16bit A/D converter is the small size of RAM (128 bytes). This is
extremely restrictive as this chip must buffer not only audio for high quality recoding
but incoming messages from slave units as well. With the size of these two buffers and
the size needed for normal variable usage 128 would at the very least be a challenge
if not impossible to work with.
Frequency 16MHz
Flash 2 KB
RAM 128 B
GPIO 10
ADC 16-big sigma delta
Interface USI (SPI or I2C)
Package 12 pin PDIP
Pricing Volume $1.65, samples available
Tab. 4: MSP430F2013 Specifications
7.1.2 dsPIC
After considering the MSP430 as a solution and finding that it would likely not
suffice the dsPIC line was considered an alternative. One of the strongest points of
the MSP430 is that it is available with a 16bit sigma delta A/D converter. However
after further research the MSP430 versions that include the 16bit A/D converter
all had very limited RAM and program memory. The best chip selected only had
128bytes of RAM. With that small amount of memory it would be near impossible
to carry out all the necessary functions of the master unit. After realizing this
other chips were looked into. However, in the end the same dsPIC used for the
slave unit proved to be powerful enough to perform all these tasks. The dsPIC has
2048 bytes of RAM, far more then the MSP430 and while enough to preform all
7 Master Unit 25
tasks for the master unit. The dsPIC selected also has a full set of I/O interfaces
including SPI and UART which are crucial for communication between all devices.
With this decision the master unit has two dsPIC: one for the master and one in the
on board slave implementation. As stated before, the slave and master chips will
not communicate over wireless since they are on the same board. The two dsPIC
will be wired together with a UART serial interface. The same dsPIC model, the
dsPIC30f4013, was chosen as it meets the requirements and using the same chip will
simplify software development and hardware interfacing. The specifications for the
dsPIC30f4013 can be seen in the Slave Unit section in Table 2.
7.2 External ADC
For the audio data recording in the master unit the possibility of using an exteral
16 bit A/D as opposed to the internal 12 bit A/D was considered. There are many
ADC that can interface with both MSP430 and the dsPIC in a clean and efficient
manor. After research the Si3000 16-bit ADC, which is aimed at telecommunications,
was chooses as the high quality ADC. This chip offers not only high quality analog
to digital conversion, but also low power consumption. The interface for sending
digital data to a chip uses a standard CODEC interface that is present in many DSP
chips and modems. This serial interface uses only four wires and keeps the overall
simplicity of the project. However, for the scope of this MQP the internal 12 bit
A/D was used to keep design simple. The internal 12 bit A/D is sufficient for proof
of concept. The external 16 bit A/D could be added at a later date with minimal
hardware and software changes. Additionally, this A/D could be used on the slave
units to improve their dynamic range of signal detection.
ADC ad DAC bit depth 16-bit
Number of ADC in 2
Number of DAC out 3
Sampling Rate 12.000 ksps max
Supply voltage 3.3V to 5V
Interface Serial
Package 16-SOIC
Price $1.57
Tab. 5: Si3000 Specifications
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7.3 Data memory
Large amounts of memory are needed to store the audio and GPS data. Rather then
using more expensive embedded memory chips that would require the designs of a
retrieval interface a memory card solution was used. Secure digital memory cards
are inexpensive (4GB for approximately $40), easy to interface with and provide an
easy way of retrieving data by simply swapping cards. SD cards can be written to
with the FAT 32 file system which can be read by most current computer operating
system. Additionally using the SPI interface, only four wires are needed to control
the SD card making for easy implementation.
With dsPIC microprocessor there was the possibly of compressing the audio data
before storing to the SD card. Several GNU GPL licensed algorithms could be used
including GZIP, BZIP2 and FLAC. FLAC would be the most desirable as it is a loss-
less compression algorithm with the specific purpose for compressing audio which
would offer the best compression ratios. However with gigabytes of data storage
and the selective recording, compression may prove to be unnecessary. In the future
compression could be fully implemented in software requiring no hardware changes,
only a firmware update.
With the dsPIC chosen for this project, it was be beyond the chips capabilities
to implement FAT32. With the FAT32 implementation not possible, data is stored
in raw dumps to the chip using an extremely rudimentary block based file system
(see section 9.2.1). This requires an extra program on the PC used to post-process
the data, but this is considered to be an acceptable loss as it does not reduce overall
system functionality.
7.3.1 SPI SD Card Interface
Secure digital standards allow for two mode of access to cards. The first is a more
complicated parallel interface that is not openly documented. The second interface is
implemented over SPI (serial peripheral interface). Full documentation of commands
and data transfer are available on the Internet2. For this project the SPI interface
is used because of its better documentation and simpler interface. With the dsPIC
clocked at its maximum speed of 30MHz the SD card is not able to keep up. When
an SD card is in SPI mode it can be clocked up to 25MHz maximum. Some specific
SD cards can operate higher, but there is no guarantee of stable operation for all
cards. For this project the SPI unit’s clock is set with a 2:1 clock divider internally
on the chip. This requires no extra hardware and the SPI will run at 15MHz which
2 http://www.cs.ucr.edu/ amitra/sdcard/ProdManualSDCardv1.9.pdf
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still provides plenty of throughput for data to the SD card.
SPI connections are made with only four wires; a clock, two data lines and a
slave select. The simplicity of connecting only four wires is appealing form the
design standpoint. The dsPIC selected for this project has built in hardware SPI
modules. This also aided the rapid and easy implementation of SPI to the SD card.
Much less code was needed to initialize and access the SD card using the built in
SPI module of the dsPIC. Additionally there are several GNU GPL licenced projects
that use SPI to access SD cards from various PIC microcontrollers. These projects
include schematics and C code that aided in developing the interface for this project.
One of these such projects is a simple voice recorder using the exact dsPIC model
used in this project3.
One other small issue to consider with the SD card interface is the operating
voltage. To achieve the full clock speed of the dsPIC it must run at TTL level 5v.
SD cards are designed to work at a nominal voltage of 3.3v. Applying 5v to an SD
card would not only malfunction but would likely damage the SD card. To handle
this a 3.3v regulator is used to provide power to the SD card. The four SPI lines are
at 5v and 3.3v for the dsPIC and SD card respectively. To handle this conversion a
logic chip, such as the 74VHC08, was considered. The 74VHC08 can run the output
at a different voltage from the input and in the datasheet it is cited as a useful chip
for interfacing 5v/3v dual voltage systems. Although this chip is an AND gate the
inputs can be tied together effectively simulating a buffer. The 74VHC08 is a quad
two input AND gate which makes it ideal as only one chip would be needed for all
four lines of the SPI interface. In the final design a discrete logic translator chip was
used (see section 8.6).
7.3.2 FAT Filesystem
Although not used, it is worth documenting the possibilities of a FAT filesystem in
the future as this would only require a firmware update. There are currently four
major FAT variants; FAT12, FAT16, FAT32 and VFAT. FAT12 has an extreme size
limitation of 32MB. FAT16 is limited to 2GB. Finally FAT32 can handle filesystems
up to 8TB in size. There may not be enough memory on the dsPIC to implment
FAT32. If this is the case FAT16 would be an acceptable alternative. Although SD
cards are available up to 8GB and 16GB, being limited to 2GB would not be fatal to
the project. Given that this device selectively records, this device could potentitally
still spend several days at least in the ocean. At 8kHz sampling with 16bit resolution
1.55 days of continuous audio can be stored. However since the device is selectively
3 http://www.k9spud.com/sdcard/
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Fig. 19: Sample SD Card Interface to dsPIC
recording audio data, the time-on-station in the ocean would be far more then this.
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Fig. 20: Breadboarded example of SPI interface between dsPIC and SD card
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8.1 Communications Unit Interface - Ocean Controls
HAC-UM12
The communications module used operates at a carrier frequency of 433MHz. It is
based on GFSK modulation and the BER is around 10−6 to 10−5. The maximum
range for this module is about 1000m at a rate of 1200bps. The module provides
three interface protocols through two hardware serial ports. COM1 uses TTL level
UART interface, and COM2 uses either RS-232 or RS-485. The transmitting current
for this device is 40mA and the receiving current is 30ma. The sleep current is 20mA.
It handles forward error correction and error detection in hardware alleviating the
need to implement these in software.
The dsPIC is connected to the module through the UART interface (COM1). The
connections to the COM1 port will be made from pins on the dsPIC using simple
wires. There will be no additional circuitry in between these components, due to the
fact that both devices use TTL voltage levels. No additional overhead in protocol
for controlling the unit is necessary as it transparently transmit byte for byte the
data is receives on the COM port.
8.2 SD Card Interface
The SD card communicates with the master dsPIC over SPI as stated earlier. Op-
erating the SPI interface above 25MHz has been shown to cause unreliable prefor-
mance4. By configuring the prescale clock to 2:1 for the SPI port the interface will
run at an acceptable 15MHz with the dsPIC core still clock at its maximum 30MIPS.
However in the final design the dsPIC was run at 15MIPS and clock pre-scaling was
unnecessary.
SD cards are designed to operate at a nominal voltage level of 3.3V. Although
in the projects current implmentation the dsPIC runs at 3.3v, research was done
to devise a method of interfacing the 3.3v and 5v systems. If the dsPIC is run at
5v, all signals between the dsPIC and the SD card must be put though a voltage
buffer to achieve the correct voltage conversion. Two solutions were considered. The
first was the use of a simple resistor network to achieve the correct voltage change.
Unfortunately the resistor networks were not able to keep the high speed digital data
intact at 15MHz. The second solution was to use voltage buffer chips. The 74VHC
logic family of chips is an ideal choice for this. A 74VHC08 quad two input and gate
4 http://www.k9spud.com/sdcard/
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chip could solve the problem in a single chip. Additionally there are tristate buffer
chips in the 74VHC family that would also server this purpose and allow for eaiser
multiplexing of the SPI interface if necessary. Unfortunately these chips have only
been found in SSOP packaging and not in PDIP packaging. This greatly increases
the effort needed to prototype this system. The complexity of prototyping with man
SSOP devices led to the research into a third possibility, a discrete IC solution. A
Maxim-IC chip was found that offers four high speed bidirectional buffers (see section
8.6). If the system was ever extended to have the dsPIC running at 5v this would
be the chosen solution.
8.3 External Codec Interface - Si3000
In the master unit the possibility of an external 16bit CODEC was considered for
greater quality when recoding audio data for storage on the SD card. A standardized
interface for using CODEC chips and DSP chips together is availabe on the Si3000
CODEC used. The dsPIC supports this interface through the use of a built in DCI
module. The DCI module (data conversion interface module) is very similar to the
SPI interface used for the SD card. It is a serial interface and requires only four
wires to operate. With the wires correctly attached to the DCI pins of the dsPIC
all that is required is to properly setup the chip for use of this interface through
software. Several projects have successfully paired the dsPIC line of chips with the
Si3000 voiceband codec chip in this way5. This was never implemented or tested due
to the internal 12 bit A/D being sufficient and the complexity of prototyping with
the SSOP CODEC chip.
8.4 GPS Interface - Trimble Lassen iQ
The GPS module offers three different serial interfaces for communications between
the Lassen iQ and the dsPIC: basic UART, RS-232 and RS-422. The basic UART is
used to interface with the slave unit. The dsPIC has a built in UART module that
connects over two wires for data communication. The default speed of the UART
interface on the GPS module is set at 9600bps, 8 data bits, odd parity, 1 stop bit
and no flow control for both input and output. Devation from this default is not
necessary and this speed is used.
There are three protocols that the GPS unit speaks; TSIP (Trimble Standard
Interface Protocol), TAIP (Trimble ASCII Interface Protocol) and NMEA. TSIP is
the default for the UART port on the GPS module and is the manufactures standard
5 http://www.moetronix.com/dspic/files/cuckooclockarticle.pdf
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biniary protocol for controlling the GPS unit. This protocol provides maximum
control of the GPS chip. TAIP is an ASCII implementation of the standard protocol
and would only introduce increased size overhead in data transmission. NMEA is an
industry standard protocol common in marine applications and is mainly used when
interfacing with devices that already speak the NMEA protocol. With TSIP being
the default and the most powerful this is the selected protocol for communication
with the GPS unit.
8.5 Master-Slave Chip Interface
Within the master unit there is an onboard implementation of the slave unit. This
slave implementation communicates with the master chip over wire rather than the
wireless interface as with the other slave units. The UART system is available for
simple serial communication. This interface is used at a standard speed of 9600 baud,
which is more than sufficient to transmit the needed data.
The protocol spoken over this line is the same as the wireless protocol (see section
9.1) with some logistical exceptions. The slave implementation controls the beginning
and ending of audio data recoding on the master chip. Rather then polling the slave
chip as is done with other slave units, the data is pushed out to the master by the
slave and received with high priority interrupts to assure timely beginning and ending
of audio recording.
8.6 Voltage Buffer Solution
In the one design there were two different voltages that subsystems operate at; 3.3V
and 5V. This leads to the need for a voltage buffer interface between systems of dif-
ferent voltages that must communicate digital data. Two components in the system,
the SD card and the GPS unit, are required to operate at 3.3V. Additionally the
Si3000 codec chip which is capable of running at 5V is within spec when run at 3.3V.
The dsPIC is within range when operating at 3.3V, however it is not possible to run
the chip at its full 30MIPS when running at the lower voltage. If the dsPIC was run
at 3.3V along with the codec the only system requiring a voltage buffer would be the
communications system which would still be running at 5V to maintain maximum
range. The elimination of one voltage buffer system would in theory simplify the
design and reduce prototyping time.
When the Microchip dsPIC is operated at 30MPIS it runs at +5V TTL Voltages,
whereas the GPS and SD Card modules operated at +3.3 TTL Voltages. This posed
a communication problem between the two. The first obvious option of running the
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dsPIC at +3.3V resulted a major, but not critical, loss in computational speed. This
was not desirable.
Another possible option was to create a voltage amplifier and an attenuator using
transistors. Figure 21 shows the schematic that were simulated and tested on a
breadboard.
Fig. 21: 3.3V to 5V Interface Schematics
This circuit was an inverter, that took a 3.3V input and outputted 0V, and at
0V outputted 5V. Although this worked properly at reasonable frequencies of 5MHz,
it did not perform well at higher frequencies of 15MHz. The reason for this was the
capacitance of the breadboard, as well as other parasitic effects from the BJT and
resistor components.
Another issue was that this circuit worked only at higher frequencies, but at
DC values or much lower frequencies, it did not output a proper value. Eventually
we were forced to conclude that this solution would not work, since we needed to
translate voltages at a much broader range of frequencies, from DC up to 25MHz.
After further research, we came upon an IC solution by Maxim. The MAX3390 was
a simple bidirectional voltage translator that efficiently accomplished the solution
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for us. Figure 23 is a basic block diagram of it’s functionality. This worked well for
us, and was implemented as our final solution.
Fig. 22: Maxium-IC MAX3390 Level Translator Concept
Fig. 23: Maxium-IC MAX3390 Level Package
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9.1 Communications Unit - Ocean Controls HAC-
One communications unit is connected on both the slave and master buoy. The unit
runs at 5v TTL logic levels and is compatible with the dsPICs CMOS logic. No
voltage buffering is needed as both the dsPIC and communications unit are running
at 5v. The pin connections for the HAC-UM96 can be seen in figure 24. A table
listing the connections for each pin and their connection to the dsPIC is seen in table
6.
Fig. 24: Wireless Module Hardware Interface
Comm Unit dsPIC
Pin Func. Dir. Pin Func.
1 Gnd Gnd
2 Vcc Vcc
3 Com1 Rx ← 27 Uart2 TX
4 Com1 Tx → 28 Uart2 RX
5 Signal GND Gnd
6 Com2 Tx No connect
7 Com2 Rx No connect
8 Sleep Gnd Never Sleep
9 Reset 38 GPIO RB9
Tab. 6: HAC-UM12 Connections
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A simple wireless protocol was designed for sending data between the master and
slave units. A quick breakdown of the packet structure is seen in table 7.
Byte 1 of the protocol is a destination address byte. A value of 0x00 indicates a
packet destain for the master unit. All packets sent from a slave unit are addressed
to the master and will have a destination address value of 0x00. Any other value
corresponds to single buoy in network as the destination. Only the master unit can
communicate with slave units. Byte 2 is the event description. This byte indicates
the purpose of the packet. Table 8 shows the meaning of different values of this byte.
Byte 3 is the length of the data payload that follows after this byte. The final block
of data transmitted is an arbitrary data payload that is of the length specified in
byte 3.
This protocol is designed to never have more then one radio unit transmitting at
any time. The master unit polls through all the slaves continuously requesting any
data with an 0x00 request data packet (table 9). If there are one or more identified
signals to report, an 0x01 data response packet is sent for each identified signal (Table
10). After all current data is sent from the slave to the master, the slave terminates
the stream with an 0x02 end data response packet (Table 11).
Byte Content
1 Destination address
2 Event description
3 Data payload length (in bytes)
4-end Data payload
Tab. 7: Wireless Protocol
Value Meaning
0x00 Request Data (from master to slave only)
0x01 Data Response (from slave to master only)
0x02 End Data Response (from slave to master only)
0x03-0xFF Unused
Tab. 8: Wireless Protocol - Event Description Byte
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Byte Value Content
1 0x01-0xFF Destination address
2 0x00 Event description
3 0x00 Data payload length (in bytes)
Tab. 9: Wireless Protocol - Request Data Packet
Byte Value Content
1 0x00 Destination address, always master
2 0x01 Event description
3 0x22 Data payload length (in bytes)
4 - Start event (0x00) or stop event (0x01)
5-13 - Latitude Position (ascii)(ddmm.mmmm)
14-21 - Longitude (ascii)(ddmm.mmmm)
22 - N/S Indicator (char)
23 - E/W Indicator (char)
24-32 - UTC Time (ascii)(hhmmss.sss)
33-38 - Date (ascii)(ddmmyy)
Tab. 10: Wireless Protocol - Data Response Packet
Byte Value Content
1 0x00 Destination address, always master
2 0x02 Event description
3 0x00 Data payload length (in bytes)
Tab. 11: Wireless Protocol - End Data Response Packet
9.1.1 Wireless Module Subsystem Testing
The wireless module was first tested to see if data from the UART port could be sent
in received and both directions. This was done by streaming a few bytes at a time
from one unit to another and verifying their reception though viewing data memory.
In addition to testing at a single bench, longer range tests were also performed.
Ranges of up to 100ft were done. Even at these ranges with walls and wiring providing
interference, data reception rate was still 100 precent.
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9.2 SD Card Implementation and Testing
The SD card was chosen for its ease of integration with embedded systems. The
SD card specifications are available freely online6. There are two interfacing options
available. The first is the SD proprietary interface. This interface is closed and
licensing fees must be paid for documentation and usage. Additionally, this interface
is more complicated and difficult to implement without a discrete chip to handle the
interfacing from the microprocessor to the SD card. The second option is to use the
freely available SPI interface. Not only is this interface easier to implement, it also
is openly documented.
The SPI interface consists of the standard four wire SPI interface as well as a few
extra pins specific to the SD card. The SPI interface has unidirectional transmit and
receive pins, a master clock line and a chip select pin. In addition to the SPI pins
there are also power and two ground pins. A diagram of the pin configuration of an
SD card in SPI mode is show in figure 25. Additionally, the pin connections of both
the SD card and the dsPIC can be seen in table 12.
Fig. 25: SD Card SPI Pin Configuration
An implementation of SPI interfacing of an SD card and the dsPIC30f4013 was
found online7. This implementation included schematics and firmware example code
freely available under the GNU GPL v2 license8. This code showed an example of
reading a single 512 byte block from an SD card. This code was adapted to allow for
reading and writing 512 byte blocks to and from arbitrary address on the SD card.
Additionally with these new modifications this code was adapted into a modular
6 http://www.cs.ucr.edu/ amitra/sdcard/ProdManualSDCardv1.9.pdf
7 http://www.k9spud.com/sdcard/
8 http://www.gnu.org/licenses/gpl-2.0.html
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SD Card dsPIC
Pin Func. Dir. Pin Func.
1 Chip Select ← 5 GPIO B3
2 Data Rx ← 25 SPI Tx
3 Gnd Gnd
4 Vcc 3.3v Vcc
5 Master Clock ← 24 SPI Clock
6 Gnd Gnd
7 Data Tx → 26 SPI Rx
Tab. 12: SD Card SPI Pin Connections
library format to allow for easy use as an SD card driver. The original schematics
and code can be seen in appendix C.1 and C.2.
When the dsPIC is operating at its maximum speed of 30MIPS the frequency
is outside the suggested operating rage for SD cards. SD cards have a maximum
operating speed of 25Mhz. A simple 2:1 clock pre-scaler is used for the dsPICs SPI
clock to run the SD card at an acceptable 15Mhz.
9.2.1 Custom File System
The custom filesystem that is implemented is a basic sequential block storage system.
This system only requires that data be recorded to the SD card, not read. Because
of this, a complex filesystem with look up tables relating to read/write filesystems
is not necessary. Data is stored in 512 byte blocks on the SD card with a two byte
header that identifies the contests of that block. The two byte header is simply an
unsigned integer.
For blocks containing GPS time and location data about signal identifications,
the value of this header is zero. These blocks are sequently filled with packets of
GPS time and location data as well as a reference to an audio recording number.
The structure of these packets is show in table reftab:gpspacket. The packets are 36
bytes in length and fourteen can fit in a single filesystem block.
For any non zero value of the header it refers to a block of audio data. The
particular value is used to uniquely identify which audio recording the data belongs
to. For example all audio data blocks corresponding to the first recording would
have a header value of 1. The next recording would have all audio data blocks with
a header value of 2 and so on.
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byte Meaning
0 address of buoy received at
1 Start event (0x00) or stop event (0x01)
2-9 Latitude Position (ascii)(ddmm.mmmm)
10-17 Longitude (ascii)(ddmm.mmmm)
18 N/S Indicator (char)
19 E/W Indicator (char)
20-28 UTC Time (ascii)(hhmmss.sss)
29-34 Date (ascii)(ddmmyy)
35-36 Related audio data header (unsigned int)(0 if none)
Tab. 13: Identified Signal Packet
9.2.2 SD Card Subsystem Testing
Subsystem testing of the SD card was done in several incremental stages. The first
step was testing the already available firmware. This code reads a single 512 byte
block from the beginning of the SD card. To test this several UNIX utilities were
used to write and read data from the SD card. The first tool used was ‘dd’. dd,
or data dump allows a method of low level writing and reading from files and block
devices in a UNIX environment. To test the 512 byte read a 512 character ASCII file
was prepared and dumped to the first block of the SD card with dd. The firmware
was downloaded to the dsPIC and run. Upon completion of the read function, a
break point was placed and memory content was viewed to verify the data had been
read form the SD card.
The second stage of testing involved implementing and testing reading as well as
writing after the code had been adapted into a modular driver. Much of the same
method of testing was used here. For the read test a more robust test was done.
Rather then only reading the first block of data, the entire card was read one block
at a time. Each block was verified tough viewing the memory to verfy it was read
correctly. To test the write functionality a 512 byte ASCII string was stored on the
dsPIC and then sequentially written to the entire SD card. To verify it had been
written correctly the SD card was first zeroed out to ensure no data from a previous
test was showing a false positive. The data from the SD card was dumped to a file
and examined to verify all 512 blocks were filled with the correct ASCII string.
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9.3 GPS Implementation and Testing
The GPS module, Trimble Lassen iq, offers two separate communications interfaces
for systems integration. The first is a UART compatible RS232 non-level shifted in-
terface. This is designated as COM1 or COM A. The second is an RS-242 compatible
interface designated COM2 or COM b. COM1 was chosen as the communications
interface as the dsPIC contains a hardware UART module that makes data sending
and receiving simple.
The pin connections for the GPS module and dsPIC can be seen in table 14. The
alternate UART1 pin configuration was chosen as the SD card SPI interface shares
two pins with the standard UART1 pins on the master unit. Although the slave unit
could use the standard pins as the SPI interface is not in use, it was decided simpler
to simply use the same pin configuration and firmware code so only one version of
the GPS driver needed to be maintained.
GPS Module dsPIC
Pin Func. Dir. Pin Func.
1 COM1 TX → 16 Alt UART1 Rx
2 Gnd Gnd
3 COM1 RX ← 15 Alt UART1 Tx
4 PPS no connect
5 COM2 TX 3.3v Vcc 100k pullup
6 COM2 RX 3.3v Vcc 100k pullup
7 Main Power 3.3v Vcc
8 Battery Backup 3.3v Vcc
Tab. 14: GPS Module Pin Connections
9.3.1 GPS Subsystem Testing - Trimble Lassen iQ
The GPS system testing is broken up into two blocks. The first part of the system
that needed to be tested was to ensure that the module was communicating over the
serial interface and commands could be sent and received without issue. The second
part of the testing was to test the GPS position and time information.
The serial testing was done by sending various commands to the GPS module
and verifying the correct returns packets were received. Several commands such as
the ‘report device status’ and ‘report satellite signal strength’ were sent to the GPS
module. The return packets were viewed in memory to verify the proper packets and
information were returned.
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The second part of the testing was to verify that GPS positioning and time data
could be read and was correct. The first step of this process was to verify that the
GPS module was receiving a signal from at least three GPS satellites. To obtain the
satellite strength information the ‘report satellite signal strength’ packet was sent to
the GPS module. However, the returning packet consistently reported zero of the
twelve channels ever tracking a GPS satellite. Several locations were tried including
inside buildings, near windows and outside in several locations. The only signal lock
ever gained was on just one satellite at a time and was intermittent at best. To
determine the issue with the system a second new GPS module was put in place of
the first to see if hardware was the issue. The problem persisted indicating hardware
failure in the module was not the issue. The next step would be to swap the antenna
out and attempt the test with a new antenna. Unfortunately due to time and budget
constraints a second antenna could not be obtained.
To test GPS as a viable option in the face of the GPS modules failure, a separate
USB GPS receiver was used to test the locations over again. In every location at
least one strong GPS satellite lock was made, and in most locations three or more.
Every location gave at the very least intermittent position and time data and usually
strong accurate data. This would seem to indicate the GPS antenna for the Lassen
iq is either defective or broken.
To overcome the issues with the Lassen iQ GPS module a contingency plan has
been deduced. Rather then attempt to debug the already problematic Lassen iQ
module a new GPS module has been selected. The USB GPS receiver tested above
is a SiRF3 based GPS unit. With such major success when testing this USB module
an embedded solution that is based on the SiRF3 GPS core is desired. The USGlob-
alSat EM-406A was selected to replace the Lassen iQ. The EM-406A offers many
advantages over the Lassen iQ unit. First, this unit is a 20 channel as opposed to
12 as with the Lassen iQ. Second its operating voltage range is 4.5v to 6.5v. This
allows the unit to run directly of the 5v power and removes the need for logic level
translation in the slave units. A final advantage is that this unit has a built in an-
tenna. The most likely reason for the failure of the Lassen iQ is a faulty external
antenna. This unit would remove any possibility of this issue. The price of this unit
is slightly higher then the Lassen iQ ($59.95 vs $49.95), however with the Lassen iQ
an external antenna must also be purchased that costs well over $10.00. This puts
the total cost of the Lassen iQ above the EM-406A.
Although a viable alternative to the Lassen iQ was found it was too late in the
development process to purchase and prototype with the EM-406A. However the
design has been altered to reflect this change and would be ready to accept the EM-
406A with very little firmware and hardware change. As the format of data coming
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from the unit is well documented, the communications with the unit were faked
in firmware to simulate an attached unit. This would make the difference between
this faked data and a live unit almost indistinguishable to the rest of the code in the
firmware. Additionally the EM-406A would be connected on the same pins and same
UART module of the dsPIC. The only difference in firmware would be a change in
baud rate from 9600 to 4800.
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9.4 Analog to Digital Converter Implementation and Testing
The analog to digital converter used is the built in 12bit converter of the dsPIC.
Although the Si3000 external CODEC analog to digital converter was considered
for the high quality recording, the proof of concept nature of this project made
the internal analog to digital converter a faster and easier solution to implement.
Additionally the loss of dynamic range due to 12bit rather then 16bit sampling
proved not to be an issue as the high quality recording is made only for later analysis
of the signal. In a future revision of this project the external CODEC could be
integrated in both the master and slave units with minimal hardware and firmware
changes.
The analog to digital converter in the dsPIC offers 12bit sampling at rates up
to 120Khz. For this project 8Khz is more then sufficient due to the low frequency
nature of the North Atlantic Right whales vocalizations. The data was retrieved
from the analog to digital unit as unsigned 12bit integers. However, this data was
stored in 16bit integers due to the 16bit architecture of the dsPIC.
When data is retrieved form the SD card on a PC it must be preprocessed before
it is usable. The first step in processing the data from the SD card is to swap the
high and low byte of each 16bit sample. This is necessary because the dsPIC is a big
endian architecture where as x86 is little endian. The data then had to be centered
around zero. As the dynamic range went from 0 to 212 or 4096, the zero level of this
data is at 2048. After the data is centered at zero, it then must be scaled between
-1 to 1. This is done by dividing all samples by 2048. At this point normalized
floating point samples that are zero centered and ranging from -1 to 1 are ready
to be processed with MATLAB or other analysis tools. A simple C program was
written to extract and normalize the data to be ready for MATLAB. This code is
available in appendix D.1
9.4.1 Analog to Digital Converter Subsystem Testing
As with the other subsystem tests, the analog to digital converter testing was broken
down into several incremental phases. The first step was to verify that data was
being recorded at all. A sine wave was input to the dsPIC and continuously recorded
to the SD card. When viewed in MATLAB it was verified that the signal was a clean
sine wave at the proper frequency.
The second step was to record various sound files such as music and sounds from
the whale data set. This data was played into the dsPIC and again recorded to the
SD card. In addition to viewing the data in MATLAB it was also played back for
human auditory analysis of the sound quality and validity of the recording.
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11 Conclusion
The Smart Acoustic Whale monitor can remain self-sufficient for long periods of
time, and not require labor or maintenance. Memory does not need to be swapped,
nor does battery for a long time. The data is stored on a very small SD card as well,
and all communications between buoys are done wirelessly.
The analysis of each whale vocalization is done onboard our system, and the
data is outputted to the SD card. This saves the analyst a great deal of time. In
conclusion, our project is an efficient and feasible way to monitor whale activity.
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A Firmware Code
A.1 main-master-master.c
001
002 #include "p30f4013.h"
003 #include "dsp.h"
004 #include "sd card.h"
005 #include "a2d.h"
006 #include "wireless.h"
007 #include "slave2master.h"
008
009 FOSC(CSW FSCM OFF & FRC PLL8); //64Mhz (8mhz internal RC ∗ 8xPLL) (16MIPS =
CLK/4)
010 FWDT(WDT OFF);
011 FBORPOR(PBOR OFF & BORV 20 & PWRT 64 & MCLR EN);
012 FGS(CODE PROT OFF);
013
014 #define ISR attribute ((interrupt, auto psv))
015 #define ISRFAST attribute ((interrupt, shadow, auto psv))
016
017 #define LED PORTBbits.RB0
018 #define LED DIR TRISBbits.TRISB0
019
020 #define kNumCoeffs 4
021 const unsigned int firTaps[ kNumCoeffs ] = {
022 0.25, 0.25, 0.25, 0.25
023 };
024
025 FIRStruct low12bitFilter;
026
027 fractional YBSS(128) delay[kNumCoeffs];
028 fractional inSample;
029 fractional outSample;
030
031 //unsigned char buf[512]="ASCII stands for American Standard Code for
Information Interchange. Computers can only understand numbers, so an ASCII code
is the numerical representation of a character such as ’a’ or ’@’ or an action of
some sort. ASCII was developed a long time ago and now the non-printing
characters are rarely used for their original purpose. Below is the ASCII
character table and this includes descriptions of the first 32 non-printing
characters. ASCII was actually designed for use with teletypes and so the
descripti";
032 int buf1[256];
033 int buf2[256];
034 int buf num;
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035 unsigned short indexx;
036 unsigned long sd index;
037 unsigned int write;
038 int bg level;
039 unsigned long energy[3];
040 int inbuf[10];
041
042
043 int ADResult1;
044
045 unsigned int record;
046
047 int main (void)
048 {
049 energy[0]=0;
050 energy[1]=0;
051 energy[2]=0;
052 indexx = 0;
053 sd index=0;
054 buf num=1;
055 write=0;
056 record=0;
057 ADPCFG = 0xFFFF; // Force all ADC pins as digital I/O
058 ADPCFG = 0xFFFB; // set AN2 to analog input
059
060 // for(i=0;i<256;i++)
061 // buf1[i]=’c’+(’d’<<8);
062
063 TRISBbits.TRISB9 = 0;
064 PORTBbits.RB9 = 1;
065
066 // Configure output pins
067 LED DIR = 0;
068 LED=1;
069
070 init wireless();
071
072 //init slave to master communication
073 init slave2master();
074
075 //init the SD card
076 InitSPI();
077 unsigned char status;
078 status = InitSD();
079 do{
080 status = InitSD();
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081 } while(status);
082
083 //start sampling the A/D
084 init ad();
085
086 //main loop
087 while(1) //loop and write data to card when ready
088 {
089 if(write)
090 {
091 int status;
092 do{
093 if(write==1)
094 status=SD WriteBlock(sd index∗512,(char∗)(buf1));
095 else
096 status=SD WriteBlock(sd index∗512,(char∗)(buf2));
097 }while(status);
098 write=0;
099 sd index++;
100 }
101 }
102
103 return 0;
104 }
105
106 void ISRFAST U2RXInterrupt(void)
107 {
108 while( U2STAbits.URXDA )
109 {
110 unsigned char in;
111 in=U2RXREG;
112 if(in == 0x0F)
113 {
114 LED=1;
115 record=1;
116 }
117 else if(in == 0x00)
118 {
119 LED=0;
120 record=0;
121 }
122 }
123
124 IFS1bits.U2RXIF=0; //clear UART1 receiver interrupt flag
125 }
126
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127
128 void ISRFAST ADCInterrupt(void)
129 {
130 ADResult1 = ADCBUF0;
131 // inSample=ADResult1;
132 // FIR( 1, &outSample, &inSample, &low12bitFilter );
133 // ADResult1=outSample;
134 /∗
135 //shift in buffer
136 int i;
137 for(i=9;i>0;i--)
138 inbuf[i]=inbuf[i-1];
139 inbuf[0]=ADResult1-1906;
140
141 //calculate the power level
142 unsigned long eng=0;
143 for(i=0;i<10;i++)
144 eng+=((long)inbuf[i]∗(long)inbuf[i])/10;
145
146 //get new power average
147 unsigned long pow avg=eng/4;
148 for(i=0;i<3;i++)
149 pow avg+=energy[i]/4;
150
151 //shift power buffer
152 //only if not recording
153 if(!record)
154 {
155 energy[2]=energy[1];
156 energy[1]=energy[0];
157 energy[0]=pow avg;
158 }
159
160 //test for a noise
161 if(pow avg>10000)
162 {
163 record=1;
164 LED=1;
165 }
166 else if(record)
167 {
168 record++;
169 if(record>=1000)
170 {
171 LED=0;
172 record=0;
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173 indexx=0;
174 if(buf num)
175 write=1;
176 else
177 write=2;
178 for(i=0;i<255;i++)
179 {
180 buf1[i]=0;
181 buf2[i]=0;
182 }
183 }
184 }
185 ∗/
186 if(record)
187 {
188 //write to only the current buffer
189 if(buf num)
190 buf1[indexx++]=ADResult1;
191 else
192 buf2[indexx++]=ADResult1;
193
194 //if buffer full set write flag for current buffer and switch to other
buffer
195 if(indexx>255)
196 {
197 if(buf num)
198 write=1;
199 else
200 write=2;
201 buf num=!buf num;
202 indexx=0;
203 }
204 }
205
206 //Clear the A/D Interrupt flag bit or else the CPU will
207 //keep vectoring back to the ISR
208 IFS0bits.ADIF = 0;
209 }
210
211 void ISR OscillatorFail( void )
212 {
213 while(1) ;
214 }
215
216 void ISR AddressError( void )
217 {
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218 while(1) ;
219 }
220
221 void ISR StackError( void )
222 {
223 while(1) ;
224 }
225
226 void ISR MathError( void )
227 {
228 while(1) ;
229 }
230
231
232
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A.2 main-master-slave.c
001
002 #include "p30f4013.h"
003 #include "dsp.h"
004 #include "math.h"
005 #include "a2d.h"
006 #include "gps.h"
007 #include "slave2master.h"
008
009
010 FOSC(CSW FSCM OFF & FRC PLL8); //64mhz (8mhz internal RC ∗ 8xPLL) (16MIPS =
CLK/4)
011 FWDT(WDT OFF); //watch dog timer off
012 FBORPOR(PBOR OFF & BORV 20 & PWRT 64 & MCLR EN);
013 FGS(CODE PROT OFF);
014
015 #define ISR attribute ((interrupt, auto psv))
016 #define ISRFAST attribute ((interrupt, shadow, auto psv))
017
018 #define LED PORTBbits.RB0
019 #define LED DIR TRISBbits.TRISB0
020
021 #define IN SIZE 100
022 int inbuf[IN SIZE];
023 int ADResult1;
024
025 unsigned int record;
026
027 int main (void)
028 {
029 record=0;
030
031 ADPCFG = 0xFFFB; // set AN2 to analog input
032
033 TRISBbits.TRISB9 = 0;
034 PORTBbits.RB9 = 1;
035
036 // Configure output pins
037 LED DIR = 0;
038 LED = 0;
039
040
041 // init gps();
042
043 //init uart to master chip
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044 // init slave2master();
045
046 //start sampling the A/D
047 init ad();
048
049 //main loop
050 while(1)
051 {
052 }
053
054 return 0;
055 }
056
057
058 void ISRFAST ADCInterrupt(void)
059 {
060 ADResult1 = ADCBUF0;
061
062 //shift in buffer
063 int i;
064 for(i=IN SIZE-1;i>0;i--)
065 inbuf[i]=inbuf[i-1];
066 inbuf[0]=ADResult1-1906;
067
068 //Clear the A/D Interrupt flag bit or else the CPU will
069 //keep vectoring back to the ISR
070 IFS0bits.ADIF = 0;
071 }
072 /∗
073 void ISR OscillatorFail( void )
074 {
075 while(1) ;
076 }
077
078 void ISR AddressError( void )
079 {
080 while(1) ;
081 }
082
083 void ISR StackError( void )
084 {
085 while(1) ;
086 }
087
088 void ISR MathError( void )
089 {
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090 while(1) ;
091 }
092 ∗/
093
094
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A.3 sd_card.c
001 // -∗- tab-width: 4 -∗-
002 // SD Card Read Test
003 // For use on dsPIC30F4013 at 3.3VDC
004 //
005 // Copyright (c) 2005, K9spud LLC.
006 // http://www.k9spud.com/sdcard/
007 //
008 // This program is free software; you can redistribute it and/or
009 // modify it under the terms of the GNU General Public License
010 // as published by the Free Software Foundation; either version 2
011 // of the License, or (at your option) any later version.
012 //
013 // This program is distributed in the hope that it will be useful,
014 // but WITHOUT ANY WARRANTY; without even the implied warranty of
015 // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
016 // GNU General Public License for more details.
017 //
018 // You should have received a copy of the GNU General Public License
019 // along with this program; if not, write to the Free Software
020 // Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307,
USA.
021 //
022 // $Log: sdtest.c,v $
023 // Revision 1.2-mcc 2008/2/24 4:22:00 Matthew Campbell
024 // Modularized into libary and added block write support
025 //
026 // Revision 1.2 2005/09/09 04:26:23 edwards
027 // Comments updated.
028 //
029 // Revision 1.1 2005/09/07 07:07:18 edwards
030 // First successful read from SD Card on my dsPIC30F4013!
031
032 #include "sd card.h"
033
034 //∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗
035 // SPI Related Functions
036 //∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗
037
038 void SPIWrite(unsigned char data)
039 {
040 // DO NOT WAIT FOR SPITBF TO BE CLEAR HERE
041 // (for some reason, it doesn’t work on this side of the write data).
042
043 // Write the data!
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044 SPI1BUF = data;
045
046 // Wait until send buffer is ready for more data.
047 while(SPI1STATbits.SPITBF);
048 }
049
050 unsigned char SPIRead(void)
051 {
052 unsigned char data;
053
054 if(SPI1STATbits.SPIRBF)
055 {
056 // already have some data to return, don’t initiate a read
057 data = SPI1BUF;
058
059 SPI1STATbits.SPIROV = 0;
060 return data;
061 }
062
063 // We don’t have any data to read yet, so initiate a read
064 SPI1BUF = 0xFF; // write dummy data to initiate an SPI read
065 while(SPI1STATbits.SPITBF); // wait until the data is finished reading
066 data = SPI1BUF;
067
068 // if(data!=0xFF && data!=0x00)
069 // PORTBbits.RB0=1;
070
071 SPI1STATbits.SPIROV = 0;
072 return data;
073 }
074
075 void InitSPI(void)
076 {
077 SD PowerOff();
078 SD PWR DIR = 0; // output
079 SD PowerOff();
080
081 SD Disable();
082 SD CS DIR = 0; // output
083 SD Disable();
084
085 SDI DIR = 1; // input
086 SCK DIR = 1;
087 SDO DIR = 1;
088
089 SPI1STAT = 0x8000; // enable SPI port
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090
091 // set SPI port to slowest setting
092 // master mode
093 // 8 bit
094 // Idle state for Clock is high level
095 // Primary prescaler 64:1
096 // Secondary prescaler 8:1
097 SPI1CON = 0x0060;
098 }
099
100
101
102 //∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗
103 // SD Card Related Functions
104 //∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗
105
106 unsigned char SD WriteCommand(unsigned char∗ cmd)
107 {
108 unsigned int i;
109 unsigned char response;
110 unsigned char savedSD CS = SD CS;
111
112
113 // SD Card Command Format
114 // (from Section 5.2.1 of SanDisk SD Card Product Manual v1.9).
115 // Frame 7 = 0
116 // Frame 6 = 1
117 // Command (6 bits)
118 // Address (32 bits)
119 // Frame 0 = 1
120
121 // Set the framing bits correctly (never change)
122 cmd[0] |= (1<<6);
123 cmd[0] &= ~(1<<7);
124 cmd[5] |= (1<<0);
125
126 // Send the 6 byte command
127 SD Enable();
128 //wait for card to go idle
129 while(SPIRead()!=0xFF);
130 for(i = 0; i < 6; ++i)
131 {
132 SPIWrite(∗cmd);
133 cmd++;
134 }
135
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136 // Wait for the response
137 i = 0;
138 do
139 {
140 response = SPIRead();
141
142 if(i > 100)
143 {
144 break;
145 }
146 i++;
147 } while(response == 0xFF);
148
149 SD Disable();
150
151 // Following any command, the SD Card needs 8 clocks to finish up its work.
152 // (from SanDisk SD Card Product Manual v1.9 section 5.1.8)
153 SPIWrite(0xFF);
154
155 SD CS = savedSD CS;
156 return(response);
157 }
158
159 unsigned char InitSD()
160 {
161 unsigned int i = 0;
162 unsigned char status;
163
164 // Turn off SD Card
165 SD Disable();
166 SD PowerOff();
167
168 // Wait for power to really go down
169 for(i = 0; i; i++);
170 for(i = 0; i; i++);
171 for(i = 0; i; i++);
172 for(i = 0; i; i++);
173
174 // Turn on SD Card
175 SD PowerOn();
176
177 // Wait for power to really come up
178 for(status = 0; status < 10; ++status)
179 {
180 for(i = 0; i; i++);
181 for(i = 0; i; i++);
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182 for(i = 0; i; i++);
183 for(i = 0; i; i++);
184 }
185
186 // We need to give SD Card about a hundred clock cycles to boot up
187 for(i = 0; i < 16; ++i)
188 {
189 SPIWrite(0xFF); // write dummy data to pump clock signal line
190 }
191
192 SD Enable();
193
194 // This is the only command required to have a valid CRC
195 // After this command, CRC values are ignore unless explicitly enabled
using CMD59
196 unsigned char CMD0 GO IDLE STATE[] = {0x00,0x00,0x00,0x00,0x00,0x95};
197
198 // Wait for the SD Card to go into IDLE state
199 i = 0;
200 do
201 {
202 status = SD WriteCommand(CMD0 GO IDLE STATE);
203
204 // fail and return
205 if(i++ > 50)
206 {
207 return 1;
208 }
209 } while( status != 0x01 );
210
211 // Wait for SD Card to initialize
212 unsigned char CMD1 SEND OP COND[] = {0x01,0x00,0x00,0x00,0x00,0xFF};
213
214 i = 0;
215 do
216 {
217 status = SD WriteCommand(CMD1 SEND OP COND);
218 if(i++ > 50)
219 {
220 return 2;
221 }
222 } while( (status & R1 IN IDLE STATE) != 0 );
223
224 // Send CMD55, required to precede all "application specific" commands
225 unsigned char CMD55 APP CMD[] = {55,0x00,0x00,0x00,0x00,0xFF};
226 status = SD WriteCommand(CMD55 APP CMD); // Do not check response here
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227
228 // Send the ACMD41 command to initialize SD Card mode (not supported by MMC
cards)
229 i = 0;
230 unsigned char ACMD41 SD SEND OP COND[] = {41,0x00,0x00,0x00,0x00,0xFF};
231 do
232 {
233 status = SD WriteCommand(ACMD41 SD SEND OP COND);
234 // Might return 0x04 for Invalid Command if MMC card is connected
235
236 if(i++ > 50)
237 {
238 return 3;
239 }
240 } while( (status & R1 IN IDLE STATE) != 0 );
241
242 // Set the SPI bus to full speed now that SD Card is initialized in SPI
mode
243 SD Disable();
244 SPIFastClock();
245
246 return 0;
247 }
248
249 // SD Card defaults to 512 byte block size
250 #define BLOCK SIZE 512
251 unsigned char SD ReadBlock(unsigned long addr, unsigned char ∗buf)
252 {
253 unsigned int i;
254 unsigned char status;
255
256 unsigned char CMD17 READ SINGLE BLOCK[] = {17,0x00,0x00,0x00,0x00,0xFF};
257 CMD17 READ SINGLE BLOCK[1] = ((addr & 0xFF000000) >> 24);
258 CMD17 READ SINGLE BLOCK[2] = ((addr & 0x00FF0000) >> 16);
259 CMD17 READ SINGLE BLOCK[3] = ((addr & 0x0000FF00) >> 8);
260 CMD17 READ SINGLE BLOCK[4] = ((addr & 0x000000FF));
261
262 SD Enable();
263
264 // Send the read command
265 status = SD WriteCommand(CMD17 READ SINGLE BLOCK);
266 if(status != 0)
267 {
268 // ABORT: invalid response for read single command
269 return 1;
270 }
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271
272 // Now wait for the "Start Block" token (0xFE)
273 // (see SanDisk SD Card Product Manual v1.9 section 5.2.4. Data Tokens)
274 do
275 {
276 status = SPIRead();
277 } while(status != 0xFE);
278
279 // Read off all the bytes in the block
280 for(i = 0; i < BLOCK SIZE; ++i)
281 {
282 status = SPIRead();
283 ∗buf = status;
284 buf++;
285 }
286
287 // Read CRC bytes
288 status = SPIRead();
289 status = SPIRead();
290
291 //wait for non busy responce
292 while(SPIRead()!=0xFF);
293
294 SD Disable();
295
296 return 0;
297 }
298
299 unsigned char SD WriteBlock(unsigned long addr, unsigned char ∗buf)
300 {
301 unsigned int i;
302 unsigned char status;
303
304 unsigned char cmd[] = {24,0x00,0x00,0x00,0x00,0xFF};
305 cmd[1] = ((addr & 0xFF000000) >> 24);
306 cmd[2] = ((addr & 0x00FF0000) >> 16);
307 cmd[3] = ((addr & 0x0000FF00) >> 8);
308 cmd[4] = ((addr & 0x000000FF));
309
310 SD Enable();
311
312 // Send the write command
313 status = SD WriteCommand(cmd);
314 if(status != 0)
315 {
316 return 1;
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317 }
318
319 SPIWrite(0xFF);//give the card a couple clock cycles to think about it
320 SPIWrite(0xFF);
321
322 //send block start token
323 SPIWrite(0xFE);
324 int j=0;
325 for(j=0;j<512;j++)
326 SPIWrite(buf[j]);
327 //send a dummy 16bit CRC
328 SPIWrite(0xFF);
329 SPIWrite(0xFF);
330
331 //wait for non busy responce
332 while(SPIRead()==0x00);//wait for responce to end
333
334 SD Disable();
335 return 0;
336 }
337
338
339
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A.4 sd_card.h
001 #ifndef sd card h
002 #define sd card h
003
004 #include "p30f4013.h"
005
006 // Set port usage with defines
007 #define SD PWR PORTBbits.RB1
008 #define SD PWR DIR TRISBbits.TRISB1
009 #define SD CS PORTBbits.RB3
010 #define SD CS DIR TRISBbits.TRISB3
011
012 #define SDI PORTFbits.RF2
013 #define SDI DIR TRISFbits.TRISF2
014 #define SCK PORTFbits.RF6
015 #define SCK DIR TRISFbits.TRISF6
016 #define SDO PORTFbits.RF3
017 #define SDO DIR TRISFbits.TRISF3
018
019 // power and chip select macros
020 #define SD PowerOn() SD PWR = 1
021 #define SD PowerOff() SD PWR = 0
022 #define SD Enable() SD CS = 0 /∗ set low to activate SD Card chip select ∗/
023 #define SD Disable() SD CS = 1 /∗ set high to deactivate SD Card chip select
∗/
024
025 // SPI clock macro
026 // primary prescaler 1:1
027 // secondary prescaler 1:1
028 #define SPIFastClock() SPI1CON = 0x007F
029 // Due to slow voltage translation need to run at 7.5MHz
030 // primary prescaler 1:1 (11)
031 // secondary prescaler 8:1 (000)
032 //#define SPIFastClock() SPI1CON = 0x007E //(011 0.00 11)
033
034 // SD Card SPI Commands are defined in the SanDisk SD Card Product Manual
v1.9
035 // section 5.2.2.1 (page 91 of PDF)
036 // http://www.sandisk.com/pdf/oem/ProdManualSDCardv1.9.pdf
037 //
038 // 0 - GO IDLE STATE - Resets the SD Card
039 // 1 - SEND OP COND - Activates the card’s initialization process
040 // 9 - SEND CSD Asks card to send card-specific data
041 // 10 - SEND CID Asks card to send card identification
042 // 12 - STOP TRANSMISSION Forces card to stop transmission during
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multi-block read
043 // 13 - SEND STATUS Asks card to send its status register.
044 // 16 - SET BLOCKLEN Selects block length for all subsequent block
commands (default is 512)
045 // 17 - READ SINGLE BLOCK Reads a block of the size specified by
SET BLOCKLEN
046 // 18 - READ MULTIPLE BLOCK Continuously transfers data until interrupted by
STOP TRANSMISSION
047 // 24 - WRITE BLOCK Writes a block of the size specified by SET BLOCKLEN
048 // 25 - WRITE MULTI BLOCK Continuously writes blocks of data until a stop
transmission token is sent instead of start block token.
049
050 // R1 Response Codes (from SD Card Product Manual v1.9 section 5.2.3.1)
051 #define R1 IN IDLE STATE (1<<0) // The card is in idle state and running
initializing process.
052 #define R1 ERASE RESET (1<<1) // An erase sequence was cleared before
executing because of an out of erase sequence command was received.
053 #define R1 ILLEGAL COMMAND (1<<2) // An illegal command code was detected
054 #define R1 COM CRC ERROR (1<<3) // The CRC check of the last command
failed.
055 #define R1 ERASE SEQ ERROR (1<<4) // An error in the sequence of erase
commands occured.
056 #define R1 ADDRESS ERROR (1<<5) // A misaligned address, which did not
match the block length was used in the command.
057 #define R1 PARAMETER (1<<6) // The command’s argument (e.g. address,
block length) was out of the allowed range for this card.
058 // R1 bit (1<<7) is always 0
059
060 //∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗
061 // External API for SD card
062 //∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗
063 //unsigned char SD WriteCommand(unsigned char∗ cmd);
064 unsigned char InitSD();
065 unsigned char SD ReadBlock(unsigned long addr, unsigned char ∗buf);
066 unsigned char SD WriteBlock(unsigned long addr, unsigned char ∗buf);
067
068 //∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗
069 // EXternal API for SPI interface
070 //∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗
071
072 void InitSPI(void);
073
074 #endif// sd card h
075
076
077
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A.5 gps.c
001 #include "p30f4013.h"
002 #include "gps.h"
003
004 void init gps()
005 {
006 //using uart1 module, pins 25(tx) and 26(rx)
007 U1MODEbits.PDSEL = 0b10; //set parity
008 /∗PDSEL<1:0> value meaning (binary values)
009 00 Ű 8-bit data, no parity
010 01 Ű 8-bit data, even parity
011 10 Ű 8-bit data, odd parity
012 11 Ű 9-bit data, no parity
013 ∗/
014 U1MODEbits.STSEL = 0; //set stop bits to one
015 // U1BRG = 376; //set baud rate to 1200 through BRG
016 U1BRG = 90; //set baud rate to 9600 through BRG
017 U1MODEbits.UARTEN = 1; //turn on uart 2 module
018 U1STAbits.UTXEN = 1;//enable transmission
019
020 char j[1024];
021
022 while(1)
023 {
024 //zero out buffer
025 int k =0;
026 for(k=0;k<1024;k++)
027 j[k]=0;
028
029 //request satilite info
030 U1TXREG = 0x10;
031 while(U1STAbits.UTXBF);
032 U1TXREG = 0x27;
033 while(U1STAbits.UTXBF);
034 U1TXREG = 0x10;
035 while(U1STAbits.UTXBF);
036 U1TXREG = 0x03;
037
038 k=0;
039 while(k<200)
040 {
041 while(!(U1STAbits.URXDA));
042 j[k] = U1RXREG; //read data
043 // if(j[k]==0x03 && j[k-1]==0x10)
044 // break;
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045 k++;
046 }
047 }
048 }
049
050
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A.6 gps.h
001 #ifndef gps h
002 #define gps h
003
004 void init gps();
005
006
007 #endif// gps h
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A.7 a2d.c
001 #include "a2d.h"
002
003
004 void init ad()
005 {
006 /∗ ADCON1bits.FORM=0b11; //set conversion format to unsigned int
007 ADCHSbits.CH0SA = 0x02; // enable sampling on AN2
008 ADCON2bits.VCFG=0x00; //set voltage ref to VSS and VDD
009 ADCON1bits.SSRC=0b111; //set aquisition to automatic
010 ADCON1bits.ASAM=0b1; //set automatic converstion
011 ADCON3bits.ADCS=39; //set aquisition time∗/
012 // ADPCFG = 0xFFDF; // Clear Bit-5, Set all others Only AN5 is
Analog
013 // ADPCFG = 0xFFC7; // AN3,4,5 analog
014 // ADPCFG = 0xFFDC; // AN0,1,5 analog
015 ADCHS = 0; // clear AD1CHS
016 ADCHSbits.CH0SA = 2; // MUX-A Positive Input is AN5; This is the input
port to the AtoD
017 // ADCHSbits.CH0SA = 4;
018 // ADCHSbits.CH0SA = 5;
019 // ADCHSbits.CH123SA = 1;
020
021 //ADCHS = 0x0007; // MC EXAMP
022
023 ADCON3bits.ADCS = 39; // select the analog conversion clock
024 // ADCON3bits.ADCS = 0x3F;
025
026 ADCON3bits.SAMC = 14; // Auto conversion time = 14 x TAD
027
028 // ADCON3bits.ADRC = 0; // Clock derived from system clock
029
030 ADCON2 = 0; // Clear the A/D Control Register 2; SetsVr+ to
AVdd and Vr- to AVss
031 // Do not scan inputs
032 // Interrupts at the completion of conversion
for each sample/convert sequence
033 // Buffer configured as one 16-word buffer
(AD1BUFn<15:0>)
034 // Always uses MUX A input multiplexer settings
035 // ADCON2 = 0x300;
036 // ADCON2 = 0x0308; //MC EXAMP
037 ADCON2bits.SMPI = 1; // interrupt after 1 in the buffer
038 // ADCON2bits.CSCNA = 1;
039
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040 // ADCSSL = 0x38;
041
042 // ADCON1 = 0x8;
043 //ADCON1 = 0x00EC; // MC EXAMP
044
045 ADCON1bits.ASAM = 1; // Sampling begins immediately after last
conversion completes. SAMP bit is auto-set.
046 ADCON1bits.SSRC = 7; // Internal counter ends sampling andstarts
conversion (auto-convert)
047 ADCON1bits.FORM = 0; // Data format = simple 10-bit integer
048 ADCON1bits.ADSIDL = 1; // Stop in Idle Mode
049 ADCON1bits.ADON = 1; // ADC Module is Enabled
050
051 // ADCON1bits.SIMSAM = 1; // Simulatenous samples
052
053 // IPC3bits.ADIP = 5; //slect A/D interrupt priority
054
055 IFS0bits.ADIF = 0; // clear interrupt flag
056 IEC0bits.ADIE = 1; //enable ADC1 interrupt
057 ADCON1bits.SAMP = 1; // Sampling begins
058 }
059
060
061
062
063
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A.8 a2d.h
001 #ifndef a2d h
002 #define a2d h
003
004 #include "p30f4013.h"
005
006
007 void init ad();
008
009 #endif// a2d h
010
011
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A.9 slave2master.c
001 #include "p30f4013.h"
002 #include "slave2master.h"
003
004
005 void init slave2master()
006 {
007 //using uart2 module, pins 27(tx) and 28(rx)
008 U2MODEbits.PDSEL = 0b00; //set parity
009 /∗PDSEL<1:0> value meaning (binary values)
010 00 Ű 8-bit data, no parity
011 01 Ű 8-bit data, even parity
012 10 Ű 8-bit data, odd parity
013 11 Ű 9-bit data, no parity
014 ∗/
015 U2MODEbits.STSEL = 0; //set stop bits to one
016 // U2BRG = 376; //set baud rate to 1200 through BRG
017 U2BRG = 47; //set baud rate to 9600 through BRG
018
019 // IFS1bits.U2RXIF=0; //clear UART1 receiver interrupt flag
020 // IEC1bits.U2RXIE=1; //enable UART1 receiver ISR
021
022 U2MODEbits.UARTEN = 1; //turn on uart 2 module
023 U2STAbits.UTXEN = 1;//enable transmission
024
025 /∗ PORTBbits.RB9 = 1; //set reset to disabled for wireless module(active
low)
026 //reset the unit
027 PORTBbits.RB9 = 0; //active low reset
028 int i;
029 for(i=0;i<32000;i++); //delay
030 PORTBbits.RB9 = 1; //finish reset cycle
031 for(i=0;i<32000;i++); //delay let chip come up before transmitting
032 ∗/
033
034 //unsigned char test = 0x00;
035 //test write
036 // while(1){
037 // U2TXREG = 0x55; //write dummy data
038 // while(1);
039 // int k;
040 // k=1;
041 // }
042 }
043
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044
045
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A.10 slave2master.h
001 #ifndef slave2master h
002 #define slave2master h
003
004 //∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗
005 // API for slave to master communication
006 //∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗
007
008 void init slave2master();
009
010 #endif// slave2master h
011
012
013
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A.11 wireless.c
001 #include "wireless.h"
002
003 void init wireless()
004 {
005 //using uart2 module, pins 27(tx) and 28(rx)
006 U2MODEbits.PDSEL = 0b00; //set parity
007 /∗PDSEL<1:0> value meaning (binary values)
008 00 Ű 8-bit data, no parity
009 01 Ű 8-bit data, even parity
010 10 Ű 8-bit data, odd parity
011 11 Ű 9-bit data, no parity
012 ∗/
013 U2MODEbits.STSEL = 0; //set stop bits to one
014 // U2BRG = 376; //set baud rate to 1200 through BRG
015 U2BRG = 832; //set baud rate to 1200 through BRG
016 U2MODEbits.UARTEN = 1; //turn on uart 2 module
017 U2STAbits.UTXEN = 1;//enable transmission
018
019 PORTBbits.RB9 = 1; //set reset to disabled for wireless module(active low)
020 //reset the unit
021 PORTBbits.RB9 = 0; //active low reset
022 int i;
023 for(i=0;i<32000;i++); //delay
024 PORTBbits.RB9 = 1; //finish reset cycle
025 for(i=0;i<32000;i++); //delay let chip come up before transmitting
026
027 unsigned char test = 0x00;
028 //test write
029 while(1){
030 U2TXREG = 0x55; //write dummy data
031 }
032 }
033
034
035
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A.12 wireless.h
001 #ifndef wireless h
002 #define wireless h
003
004 #include "p30f4013.h"
005
006 //∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗
007 // wireless API
008 //∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗
009 void init wireless();
010
011 #endif// wireless h
012
013
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B MATLAB Code
B.1 Wave File Analysis
001 % Ehsun Siddiqui
002 % MQP Project: Smart Acoustic Whale Monitor
003 % Created: Mar 4, 2008
004 % Last Modified: Apr 23, 2008
005
006 % WAVE FILE ANALYSIS
007 % This program is a user friendly interface that allows the user to
008 % read in a wave file and manipulate it with an IIR Band-Pass Filter.
009
010 % NOTES:
011 % The program MUST be run under the directory where the wavefile is
012 % located. The directory must contain only wave files.
013
014 files = dir;
015 reply = 100;
016 namelen = 6;
017 while (1)
018 fileno = input(’What file number? [1-76] ’);
019 fprintf(1,’%s\n’,files(fileno+2).name(1:namelen))
020
021 [y,fs] = wavread(files(fileno+2).name);
022
023 % Calculate frequency response
024 d = 1/fs;
025 t = 0:d:(length(y)-1)∗d;
026 z = abs(fft(y));
027 s = z(1:length(y)/2);
028 df = fs/length(z);
029 f = 0:df:df∗(length(s)-1);
030
031 reply = 100;
032 while (reply ~= 0)
033 fprintf(’%s\n’,’ ’);
034 fprintf(’%s\n’,’ ’);
035 fprintf(’%s\n’,’ ’);
036 fprintf(’%s\n’,’What would you like to do?’);
037 fprintf(’%s\n’,’ 0. New File’);
038 fprintf(’%s\n’,’ 1. Show Frequency Plot’);
039 fprintf(’%s\n’,’ 2. Save Frequency Plot’);
040 fprintf(’%s\n’,’ 3. Show Spectrogram’);
041 fprintf(’%s\n’,’ 4. Save Spectrogram’);
042 fprintf(’%s\n’,’ 5. Play Sound’);
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043 fprintf(’%s\n’,’ 6. Apply Filter’);
044 fprintf(’%s\n’,’ ’);
045 reply = input(’Enter 0-6: ’);
046
047 if (reply == 1) % Show Frequency Plot
048 plot(f,s);
049 end
050 if (reply == 2) % Save Frequency Plot
051 saveas(plot(f,s),files(fileno+2).name(1:namelen),’jpg’);
052 end
053 if (reply == 3) % Show Spectrogram
054 [B,fst,tst]=specgram(y,1024,fs,256,192); % calculate
the table of amplitudes
055 bmin=max(max(abs(B)))/300; % calculate
amplitude 50dB down from maximum
056 imagesc(t,-fst,20∗log10(max(abs(B),bmin)/bmin)); % plot top
50dB as image
057 end
058 if (reply == 4) % Save Spectrogram
059
saveas(imagesc(t,-fst,20∗log10(max(abs(B),bmin)/bmin)),files(fileno+2).name(1:namelen),’jpg’);
060 end
061 if (reply == 5) % Play Sound
062 sound(y)
063 end
064 if (reply == 6) % Apply Filter
065 while (reply ~= 0)
066 low = input(’Low Frequency? ’); % Read in low frequency
067 high = input(’High Frequency? ’); % Read in high frequency
068 fprintf(’%s\n’,’ ’);
069 fprintf(’%s\n’,’Filtering...’);
070
071 reply = 100;
072
073 % BAND PASS Butterworth filter
074 w1 = low/(fs/2);
075 w2 = high/(fs/2);
076 w = [w1 w2];
077 [a b] = butter(6,w,’bandpass’);
078 yf = filter(a,b,y);
079
080 % I CUT OUT OLD FILTERING TECHNIQUE. SEE MISC.m FILE
081
082 % Calculate Frequency Response after filtering
083 z2 = abs(fft(yf));
084 df2 = fs/length(z2);
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085 s2 = z2(1:length(yf)/2);
086 f2 = 0:df2:df2∗(length(s2)-1);
087
088 while ((reply ~= 0) && (reply ~= 9))
089 fprintf(’%s\n’,’What would you like to do?’);
090 fprintf(’%s\n’,’ 0. New File’);
091 fprintf(’%s\n’,’ 1. Show Frequency Plot of New
Signal’);
092 fprintf(’%s\n’,’ 2. Show Spectrogram of New Signal’);
093 fprintf(’%s\n’,’ 3. Show Frequency Plot of Old
Signal’);
094 fprintf(’%s\n’,’ 4. Show Spectrogram of Old Signal’);
095 fprintf(’%s\n’,’ 5. Show Frequency Response of Band
Pass Filter’);
096 fprintf(’%s\n’,’ 6. Play New Sound’);
097 fprintf(’%s\n’,’ 7. Play Original Sound’);
098 fprintf(’%s\n’,’ 8. Apply a new filter’);
099 fprintf(’%s\n’,’ ’);
100 reply = input(’Enter 0-8: ’);
101
102 if (reply == 1) % Frequency Plot of New Signal
103 plot(f2,s2);
104 end
105 if (reply == 2) % Spectrogram of New Signal
106 [B,fst,tst]=specgram(yf,1024,fs,256,192); %
calculate the table of amplitudes
107 bmin=max(max(abs(B)))/300; %
calculate amplitude 50dB down from maximum
108 imagesc(t,-fst,20∗log10(max(abs(B),bmin)/bmin)); %
plot top 50dB as image
109 end
110 if (reply == 3) % Frequency Plot of Old Signal
111 plot(f,s);
112 end
113 if (reply == 4) % Spectrogram of Old Signal
114 [B,fst,tst]=specgram(y,1024,fs,256,192); %
calculate the table of amplitudes
115 bmin=max(max(abs(B)))/300; %
calculate amplitude 50dB down from maximum
116 imagesc(t,-fst,20∗log10(max(abs(B),bmin)/bmin)); %
plot top 50dB as image
117 end
118 if (reply == 5) % Frequency Response of Band Pass
Filter
119 freqz(a,b);
120 end
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121 if (reply == 6) % Play New Sound
122 sound(yf)
123 end
124 if (reply == 7) % Play Original Sound
125 sound(y)
126 end
127 fprintf(’%s\n’,’ ’);
128 fprintf(’%s\n’,’ ’);
129 fprintf(’%s\n’,’ ’);
130 end
131 end
132 end
133 end
134 end
135 % END LOOP
136
137
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B.2 Moving Average
001 % Ehsun Siddiqui
002 % MQP Project: Smart Acoustic Whale Monitor
003 % Created: Mar 21, 2008
004 % Last Modified: Apr 23, 2008
005
006 % SMOOTHING AND AVERAGING
007 % This program is a user friendly interface for testing with moving
008 % averages and exponential averages. A wave file is read in, either
009 % exponential or moving average is selected, and a coefficient is
010 % entered. The resulting threshold is displayed along with the
011 % original signal.
012
013 % NOTES:
014 % The program MUST be run under the directory where the wavefile is
015 % located. The directory must contain only wave files.
016
017 files = dir;
018 reply = 100;
019 namelen = 6;
020 while (1)
021 fileno = input(’What file number? [1-78] ’);
022 fprintf(1,’%s\n’,files(fileno+2).name(1:namelen))
023
024 [y fs] = wavread(files(fileno+2).name);
025
026 while (reply ~= 0)
027 fprintf(’%s\n’,’ ’);
028 fprintf(’%s\n’,’ ’);
029 fprintf(’%s\n’,’What would you like to do?’);
030 fprintf(’%s\n’,’ 0. New File’);
031 fprintf(’%s\n’,’ 1. Apply MOVING Average’);
032 fprintf(’%s\n’,’ 2. Apply EXPONENTIAL Average’);
033 fprintf(’%s\n’,’ ’);
034 reply = input(’Enter 0-2: ’);
035
036 if (reply == 1)
037 n = input(’Enter window width: ’);
038 fprintf(’%s\n’,’Calculating...’);
039
040 for c = n+1:length(y)-n % Applying Moving Average
041 sum = 0;
042 for c2 = (c-n):(c+n)
043 sum = sum + abs(y(c2));
044 end
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045 avg = sum/(2∗n+1);
046 yk(c) = avg + .075;
047 end
048 plot(y);grid
049 hold
050 plot(yk,’r’);grid
051 hold
052 end
053
054 if (reply == 2)
055 x = input(’Enter coefficient: ’);
056 fprintf(’%s\n’, ’Calculating...’);
057 yn = 0;
058 for n = 2:length(y) % Applying Exponential Average
059 yn(n) = (x∗abs(yn(n-1)) + (1-x)∗abs(y(n)));
060 end
061 yn = yn + .075;
062 plot(y);grid
063 hold
064 plot(yn,’r’);grid
065 hold
066 end
067 end
068 end
069
070
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B.3 Matched Filtering
001 % Ehsun Siddiqui
002 % MQP Project: Smart Acoustic Whale Monitor
003 % Created: Apr 14, 2008
004 % Last Modified: Apr 23, 2008
005
006 % MATCHED FILTERING
007 % This program reads in a wave file specified by the user, and runs
008 % two different filters on it. Based on signal energy, it determines
009 % the best-matched filter. The cut-off frequencies can be altered
010 % within the program.
011
012 % NOTES:
013 % The program MUST be run under the directory where the wavefile is
014 % located. The directory must contain only wave files.
015
016 files = dir;
017 reply = 100;
018 namelen = 6;
019 while (1)
020 fileno = input(’What file number? [1-76] ’);
021 fprintf(1,’%s\n’,files(fileno+2).name(1:namelen))
022
023 [y,fs] = wavread(files(fileno+2).name);
024
025 % Calculate frequency response
026 d = 1/fs;
027 t = 0:d:(length(y)-1)∗d;
028 z = abs(fft(y));
029 s = z(1:length(y)/2);
030 df = fs/length(z);
031 f = 0:df:df∗(length(s)-1);
032
033 % Preconditioning Filter
034 w = 300/(fs/2);
035 [a b] = butter(6,w,’high’);
036 yprecon = filter(a,b,y);
037
038 % Filter 1 - 400 Hz to 2200 Hz
039 w1 = 400/(fs/2);
040 w2 = 2300/(fs/2);
041 w = [w1 w2];
042 [a b] = butter(6,w,’bandpass’);
043 y1 = filter(a,b,yprecon);
044
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045 % Filter 2 - 2000 Hz to 3800 Hz
046 w1 = 2000/(fs/2);
047 w2 = 3800/(fs/2);
048 w = [w1 w2];
049 [a b] = butter(6,w,’bandpass’);
050 y2 = filter(a,b,yprecon);
051
052 % Energy Calculation
053 energylow = 0;
054 for i=1:length(y1)
055 energylow = energylow + (y1(i))^2;
056 end
057 energyhigh = 0;
058 for i=1:length(y2)
059 energyhigh = energyhigh + (y2(i))^2;
060 end
061
062 energylow
063 energyhigh
064
065 if (energylow < energyhigh)
066 [B,fst,tst]=specgram(y1,1024,fs,256,192); % calculate
the table of amplitudes
067 bmin=max(max(abs(B)))/300; % calculate
amplitude 50dB down from maximum
068 imagesc(t,-fst,20∗log10(max(abs(B),bmin)/bmin));
069 fprintf(’%s\n’,’Low Filter Applied.’);
070 end
071 if (energyhigh < energylow)
072 [B,fst,tst]=specgram(y2,1024,fs,256,192); % calculate
the table of amplitudes
073 bmin=max(max(abs(B)))/300; % calculate
amplitude 50dB down from maximum
074 imagesc(t,-fst,20∗log10(max(abs(B),bmin)/bmin));
075 fprintf(’%s\n’,’High Filter Applied.’);
076 end
077
078 reply = 100;
079 while (reply ~= 0)
080 fprintf(’%s\n’,’ ’);
081 fprintf(’%s\n’,’ ’);
082 fprintf(’%s\n’,’ ’);
083 fprintf(’%s\n’,’What would you like to do?’);
084 fprintf(’%s\n’,’ 0. New File’);
085 fprintf(’%s\n’,’ 1. Original Spectrogram’);
086 fprintf(’%s\n’,’ 2. First Filter Spectrogram’);
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087 fprintf(’%s\n’,’ 3. Second Filter Spectrogram’);
088 fprintf(’%s\n’,’ 4. Preconditioning Filter Spectrogram’);
089 fprintf(’%s\n’,’ ’);
090 reply = input(’Enter: ’);
091
092 if (reply == 1) % Show Original Spec
093 [B,fst,tst]=specgram(y,1024,fs,256,192); % calculate
the table of amplitudes
094 bmin=max(max(abs(B)))/300; % calculate
amplitude 50dB down from maximum
095 imagesc(t,-fst,20∗log10(max(abs(B),bmin)/bmin)); % plot top
50dB as image
096 end
097 if (reply == 2) % Show First Filter Spec
098 [B,fst,tst]=specgram(y1,1024,fs,256,192); % calculate
the table of amplitudes
099 bmin=max(max(abs(B)))/300; % calculate
amplitude 50dB down from maximum
100 imagesc(t,-fst,20∗log10(max(abs(B),bmin)/bmin)); % plot top
50dB as image
101 end
102 if (reply == 3) % Show Second Filter Spec
103 [B,fst,tst]=specgram(y2,1024,fs,256,192); % calculate
the table of amplitudes
104 bmin=max(max(abs(B)))/300; % calculate
amplitude 50dB down from maximum
105 imagesc(t,-fst,20∗log10(max(abs(B),bmin)/bmin)); % plot top
50dB as image
106 end
107 if (reply == 4) % Show Precon Filter Spec
108 [B,fst,tst]=specgram(yprecon,1024,fs,256,192); %
calculate the table of amplitudes
109 bmin=max(max(abs(B)))/300; % calculate
amplitude 50dB down from maximum
110 imagesc(t,-fst,20∗log10(max(abs(B),bmin)/bmin)); % plot top
50dB as image
111 end
112 end
113 end
114
115
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C Adapted Code and Schematics
C.1 SD Card Firmware
001 // -∗- tab-width: 4 -∗-
002 // SD Card Read Test
003 // For use on dsPIC30F4013 at 3.3VDC
004 //
005 // Copyright (c) 2005, K9spud LLC.
006 // http://www.k9spud.com/sdcard/
007 //
008 // This program is free software; you can redistribute it and/or
009 // modify it under the terms of the GNU General Public License
010 // as published by the Free Software Foundation; either version 2
011 // of the License, or (at your option) any later version.
012 //
013 // This program is distributed in the hope that it will be useful,
014 // but WITHOUT ANY WARRANTY; without even the implied warranty of
015 // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
016 // GNU General Public License for more details.
017 //
018 // You should have received a copy of the GNU General Public License
019 // along with this program; if not, write to the Free Software
020 // Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307,
USA.
021 //
022 // $Log: sdtest.c,v $
023 // Revision 1.2 2005/09/09 04:26:23 edwards
024 // Comments updated.
025 //
026 // Revision 1.1 2005/09/07 07:07:18 edwards
027 // First successful read from SD Card on my dsPIC30F4013!
028
029 #include "p30f4013.h"
030
031 FOSC(CSW FSCM OFF & FRC PLL4);
032 FWDT(WDT OFF);
033 FBORPOR(PBOR OFF & BORV 20 & PWRT 64 & MCLR EN);
034 FGS(CODE PROT OFF);
035
036 #define LED PORTBbits.RB0
037 #define LED DIR TRISBbits.TRISB0
038
039 #define SD PWR PORTBbits.RB1
040 #define SD PWR DIR TRISBbits.TRISB1
041 #define SD CS PORTBbits.RB3
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042 #define SD CS DIR TRISBbits.TRISB3
043
044 #define SDI PORTFbits.RF2
045 #define SDI DIR TRISFbits.TRISF2
046 #define SCK PORTFbits.RF6
047 #define SCK DIR TRISFbits.TRISF6
048 #define SDO PORTFbits.RF3
049 #define SDO DIR TRISFbits.TRISF3
050
051 #define SD PowerOn() SD PWR = 1
052 #define SD PowerOff() SD PWR = 0
053 #define SD Enable() SD CS = 0 /∗ set low to activate SD Card chip select ∗/
054 #define SD Disable() SD CS = 1 /∗ set high to deactivate SD Card chip select
∗/
055
056 void SPIWrite(unsigned char data)
057 {
058 // DO NOT WAIT FOR SPITBF TO BE CLEAR HERE
059 // (for some reason, it doesn’t work on this side of the write data).
060
061 // Write the data!
062 SPI1BUF = data;
063
064 // Wait until send buffer is ready for more data.
065 while(SPI1STATbits.SPITBF);
066 }
067
068 unsigned char SPIRead(void)
069 {
070 unsigned char data;
071
072 if(SPI1STATbits.SPIRBF)
073 {
074 // already have some data to return, don’t initiate a read
075 data = SPI1BUF;
076
077 SPI1STATbits.SPIROV = 0;
078 return data;
079 }
080
081 // We don’t have any data to read yet, so initiate a read
082 SPI1BUF = 0xFF; // write dummy data to initiate an SPI read
083 while(SPI1STATbits.SPITBF); // wait until the data is finished reading
084 data = SPI1BUF;
085
086 SPI1STATbits.SPIROV = 0;
C Adapted Code and Schematics 88
087 return data;
088 }
089
090 void InitSPI(void)
091 {
092 SD PowerOff();
093 SD PWR DIR = 0; // output
094 SD PowerOff();
095
096 SD Disable();
097 SD CS DIR = 0; // output
098 SD Disable();
099
100 SDI DIR = 1; // input
101 SCK DIR = 1;
102 SDO DIR = 1;
103
104 SPI1STAT = 0x8000; // enable SPI port
105
106 // set SPI port to slowest setting
107 // master mode
108 // 8 bit
109 // Idle state for Clock is high level
110 // Primary prescaler 64:1
111 // Secondary prescaler 8:1
112 SPI1CON = 0x0060;
113 }
114
115 // primary prescaler 1:1
116 // secondary prescaler 1:1
117 #define SPIFastClock() SPI1CON = 0x007F
118
119 // SD Card SPI Commands are defined in the SanDisk SD Card Product Manual
v1.9
120 // section 5.2.2.1 (page 91 of PDF)
121 // http://www.sandisk.com/pdf/oem/ProdManualSDCardv1.9.pdf
122 //
123 // 0 - GO IDLE STATE - Resets the SD Card
124 // 1 - SEND OP COND - Activates the card’s initialization process
125 // 9 - SEND CSD Asks card to send card-specific data
126 // 10 - SEND CID Asks card to send card identification
127 // 12 - STOP TRANSMISSION Forces card to stop transmission during
multi-block read
128 // 13 - SEND STATUS Asks card to send its status register.
129 // 16 - SET BLOCKLEN Selects block length for all subsequent block
commands (default is 512)
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130 // 17 - READ SINGLE BLOCK Reads a block of the size specified by
SET BLOCKLEN
131 // 18 - READ MULTIPLE BLOCK Continuously transfers data until interrupted by
STOP TRANSMISSION
132 // 24 - WRITE BLOCK Writes a block of the size specified by SET BLOCKLEN
133 // 25 - WRITE MULTI BLOCK Continuously writes blocks of data until a stop
transmission token is sent instead of start block token.
134
135 // R1 Response Codes (from SD Card Product Manual v1.9 section 5.2.3.1)
136 #define R1 IN IDLE STATE (1<<0) // The card is in idle state and running
initializing process.
137 #define R1 ERASE RESET (1<<1) // An erase sequence was cleared before
executing because of an out of erase sequence command was received.
138 #define R1 ILLEGAL COMMAND (1<<2) // An illegal command code was detected
139 #define R1 COM CRC ERROR (1<<3) // The CRC check of the last command
failed.
140 #define R1 ERASE SEQ ERROR (1<<4) // An error in the sequence of erase
commands occured.
141 #define R1 ADDRESS ERROR (1<<5) // A misaligned address, which did not
match the block length was used in the command.
142 #define R1 PARAMETER (1<<6) // The command’s argument (e.g. address,
block length) was out of the allowed range for this card.
143 // R1 bit (1<<7) is always 0
144 unsigned char SD WriteCommand(unsigned char∗ cmd)
145 {
146 unsigned int i;
147 unsigned char response;
148 unsigned char savedSD CS = SD CS;
149
150 // SD Card Command Format
151 // (from Section 5.2.1 of SanDisk SD Card Product Manual v1.9).
152 // Frame 7 = 0
153 // Frame 6 = 1
154 // Command (6 bits)
155 // Address (32 bits)
156 // Frame 0 = 1
157
158 // Set the framing bits correctly (never change)
159 cmd[0] |= (1<<6);
160 cmd[0] &= ~(1<<7);
161 cmd[5] |= (1<<0);
162
163 // Send the 6 byte command
164 SD Enable();
165 for(i = 0; i < 6; ++i)
166 {
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167 SPIWrite(∗cmd);
168 cmd++;
169 }
170
171 // Wait for the response
172 i = 0;
173 do
174 {
175 response = SPIRead();
176
177 if(i > 100)
178 {
179 break;
180 }
181 i++;
182 } while(response == 0xFF);
183
184 SD Disable();
185
186 // Following any command, the SD Card needs 8 clocks to finish up its work.
187 // (from SanDisk SD Card Product Manual v1.9 section 5.1.8)
188 SPIWrite(0xFF);
189
190 SD CS = savedSD CS;
191 return(response);
192 }
193
194 unsigned char InitSD()
195 {
196 unsigned int i = 0;
197 unsigned char status;
198
199 // Turn off SD Card
200 SD Disable();
201 SD PowerOff();
202
203 // Wait for power to really go down
204 for(i = 0; i; i++);
205 for(i = 0; i; i++);
206 for(i = 0; i; i++);
207 for(i = 0; i; i++);
208
209 // Turn on SD Card
210 SD PowerOn();
211
212 // Wait for power to really come up
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213 for(status = 0; status < 10; ++status)
214 {
215 for(i = 0; i; i++);
216 for(i = 0; i; i++);
217 for(i = 0; i; i++);
218 for(i = 0; i; i++);
219 }
220
221 // We need to give SD Card about a hundred clock cycles to boot up
222 for(i = 0; i < 16; ++i)
223 {
224 SPIWrite(0xFF); // write dummy data to pump clock signal line
225 }
226
227 SD Enable();
228
229 // This is the only command required to have a valid CRC
230 // After this command, CRC values are ignore unless explicitly enabled
using CMD59
231 unsigned char CMD0 GO IDLE STATE[] = {0x00,0x00,0x00,0x00,0x00,0x95};
232
233 // Wait for the SD Card to go into IDLE state
234 i = 0;
235 do
236 {
237 status = SD WriteCommand(CMD0 GO IDLE STATE);
238
239 // fail and return
240 if(i++ > 50)
241 {
242 return 1;
243 }
244 } while( status != 0x01 );
245
246 // Wait for SD Card to initialize
247 unsigned char CMD1 SEND OP COND[] = {0x01,0x00,0x00,0x00,0x00,0xFF};
248
249 i = 0;
250 do
251 {
252 status = SD WriteCommand(CMD1 SEND OP COND);
253 if(i++ > 50)
254 {
255 return 2;
256 }
257 } while( (status & R1 IN IDLE STATE) != 0 );
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258
259 // Send CMD55, required to precede all "application specific" commands
260 unsigned char CMD55 APP CMD[] = {55,0x00,0x00,0x00,0x00,0xFF};
261 status = SD WriteCommand(CMD55 APP CMD); // Do not check response here
262
263 // Send the ACMD41 command to initialize SD Card mode (not supported by MMC
cards)
264 i = 0;
265 unsigned char ACMD41 SD SEND OP COND[] = {41,0x00,0x00,0x00,0x00,0xFF};
266 do
267 {
268 status = SD WriteCommand(ACMD41 SD SEND OP COND);
269 // Might return 0x04 for Invalid Command if MMC card is connected
270
271 if(i++ > 50)
272 {
273 return 3;
274 }
275 } while( (status & R1 IN IDLE STATE) != 0 );
276
277 // Set the SPI bus to full speed now that SD Card is initialized in SPI
mode
278 SD Disable();
279 SPIFastClock();
280
281 return 0;
282 }
283
284 // SD Card defaults to 512 byte block size
285 #define BLOCK SIZE 512
286 unsigned char SD ReadBlock(unsigned long addr, unsigned char ∗buf)
287 {
288 unsigned int i;
289 unsigned char status;
290
291 unsigned char CMD17 READ SINGLE BLOCK[] = {17,0x00,0x00,0x00,0x00,0xFF};
292 CMD17 READ SINGLE BLOCK[1] = ((addr & 0xFF000000) >> 24);
293 CMD17 READ SINGLE BLOCK[2] = ((addr & 0x00FF0000) >> 16);
294 CMD17 READ SINGLE BLOCK[3] = ((addr & 0x0000FF00) >> 8);
295 CMD17 READ SINGLE BLOCK[4] = ((addr & 0x000000FF));
296
297 SD Enable();
298
299 // Send the read command
300 status = SD WriteCommand(CMD17 READ SINGLE BLOCK);
301 if(status != 0)
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302 {
303 // ABORT: invalid response for read single command
304 return 1;
305 }
306
307 // Now wait for the "Start Block" token (0xFE)
308 // (see SanDisk SD Card Product Manual v1.9 section 5.2.4. Data Tokens)
309 do
310 {
311 status = SPIRead();
312 } while(status != 0xFE);
313
314 // Read off all the bytes in the block
315 for(i = 0; i < BLOCK SIZE; ++i)
316 {
317 status = SPIRead();
318 ∗buf = status;
319 buf++;
320 }
321
322 // Read CRC bytes
323 status = SPIRead();
324 status = SPIRead();
325
326 SD Disable();
327
328 // Following a read transaction, the SD Card needs 8 clocks after the end
329 // bit of the last data block to finish up its work.
330 // (from SanDisk SD Card Product Manual v1.9 section 5.1.8)
331 SPIWrite(0xFF);
332
333 return 0;
334 }
335
336 unsigned char buf[512];
337
338 int main (void)
339 {
340 unsigned int i, j;
341 ADPCFG = 0xFFFF; // Force all ADC pins as digital I/O
342
343 // Configure output pins
344 LED DIR = 0;
345 LED = 1;
346
347 InitSPI();
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348 unsigned char status;
349 status = InitSD();
350 do
351 {
352 while(status)
353 {
354 status = InitSD();
355 LED = 0;
356 };
357
358 status = SD ReadBlock(0, buf);
359 } while(status);
360
361 i = 0; //reset counter
362 while(1)
363 {
364 LED = i & 1;
365
366 if(i & 1)
367 {
368 for(j = 0; j < 40000; ++j);
369 }
370 else
371 {
372 for(j = 0; j < 65000; ++j);
373 }
374
375 i++;
376 if(i == 15)
377 i = 0;
378 }
379
380 return 0;
381 }
382
383
C Adapted Code and Schematics 95
C
.2
S
D
C
ar
d
S
ch
em
at
ic
s
F
ig
.2
6:
SD
C
ar
d
E
xa
m
pl
e
In
te
rf
ac
e
Sc
he
m
at
ic
s
D Additional Code 96
D Additional Code
D.1 Sound Sample Processing
001 #include <fstream>
002 #include <stdio.h>
003
004 int main()
005 {
006 FILE ∗fi,∗fo;
007 fi=fopen("./test","rb");
008 int i,j;
009 while(1){
010 i=fgetc(fi);
011 j=fgetc(fi);
012 //printf("%i, %i\n",i,j);
013 if(!((i!=EOF)&&(j!=EOF)))
014 break;
015 int q=i+(j<<8);
016 q-=2048;
017 float out=(float)q/2048;
018 printf("%f\n",out);
019 }
020
021 fclose(fi);
022 return 0;
023 }
024
025
